1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD / DATE
<REV>	<ECN>	<ECO_DESCRIPTION>	<ECODATE>

J113 MLB SCHEMATIC
10/03/14

ALIASES RESOLVED

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-00385	1	SCHEM,MLB,J43A	SCH	CRITICAL	
820-00165	1	PCBF,MLB,J43	PCB	CRITICAL	

DRAWING
TITLE=MLB
ABBREV=DRAWING
LAST_MODIFIED=Fri Oct 3 11:36:00 2014

PRODUCT SAFETY REQUIREMENTS:
PCB, UL RECOGNIZED, MIN. 130-C TEMP. RATING AND V-0 FLAME RATING PER UL 796 & UL 94.
PCB TO BE SILK-SCREENED WITH UL/CUL RECOGNITION MARK, MANUFACTURER'S UL FILE NUMBER, UL PCB MATERIAL DESIGNATION, 130-C TEMP. RATING AND V-0 FLAME RATING.

DRAWING TITLE <PART_DESCRIPTION>

Apple Inc.

DRAWING NUMBER <SCH_NUM> SIZE D
REVISION <E4LABEL>
BRANCH <BRANCH>
PAGE 1 OF 121
SHEET 1 OF 76

BOM Groups

BOM GROUP	BOM OPTIONS
MLB_COMMON	ALTERNATE,COMMON,MLB_MISC,MLB_DEBUG:PVT,MLB_PROGPARTS
MLB_MISC	PP5V5_DCIN:NO,TBTHV:P15V,EDP,CAM_XTAL:NO,CAM_WAKE:NO,APCLKRQ:ISOL,TPAD_INTWAKE:SHARED,USB_PWR:S3,SD_ON_MLB,VCORE_FETS,SSD_LPSR:S3
MLB_DEVEL:ENG	ALTERNATE,BKLT:ENG,XDP_CONN,DDRVREF_DAC,S0PGOOD_ISL,DBGLED,ISNS:ENG
MLB_DEVEL:PVT	XDP_CONN
MLB_DEBUG:ENG	XDP,SAMCONN
MLB_DEBUG:PVT	BKLT:PROD,XDP,SAMCONN,ISNS:ENG,DBGLED,XDP_CONN
MLB_DEBUG:PROD	BKLT:PROD,SAMCONN,XDP,ISNS:PROD

Current Sensor Configuration

BOM GROUP	BOM OPTIONS
ISNS:ENG	CPU_HS_ISNS:YES,CPUVR_ISNS:YES,DRAM_ISNS:YES,PSVNS_ISNS:YES,A3PORT_ISNS:YES,SSD_ISNS:YES,LCDBKLT_ISNS:YES,PSVISS_ISNS:YES,3VSSB_ISNS:YES,OTHER_HS_ISNS:YES,CAM_ISNS:YES,CPUDDR_ISNS:YES,PANEL_ISNS:YES
ISNS:PROD	CPU_HS_ISNS:YES,CPUVR_ISNS:YES,DRAM_ISNS:YES,PSVNS_ISNS:NO,A3PORT_ISNS:NO,SSD_ISNS:YES,LCDBKLT_ISNS:NO,PSVISS_ISNS:NO,3VSSB_ISNS:NO,OTHER_HS_ISNS:NO,CAM_ISNS:NO,CPUDDR_ISNS:NO,PANEL_ISNS:NO

CPU DRAM SPD Straps

BOM GROUP	BOM OPTIONS
DDR3:HYNIX_4GB	RAMCFG0:L,RAMCFG1:L,RAMCFG2:L,RAMCFG3:L,DRAM_TYPE:HYNIX_4GB
DDR3:HYNIX_8GB	RAMCFG0:L,RAMCFG1:L,RAMCFG2:H,RAMCFG3:L,DRAM_TYPE:HYNIX_8GB
DDR3:SAMSUNG_4GB	RAMCFG0:L,RAMCFG1:H,RAMCFG2:L,RAMCFG3:L,DRAM_TYPE:SAMSUNG_4GB
DDR3:SAMSUNG_8GB	RAMCFG0:L,RAMCFG1:H,RAMCFG2:H,RAMCFG3:L,DRAM_TYPE:SAMSUNG_8GB
DDR3:ELPIDA_4GB	RAMCFG0:H,RAMCFG1:H,RAMCFG2:L,RAMCFG3:L,DRAM_TYPE:ELPIDA_4GB
DDR3:ELPIDA_8GB	RAMCFG0:H,RAMCFG1:H,RAMCFG2:H,RAMCFG3:L,DRAM_TYPE:ELPIDA_8GB
DDR3:MICRON_4GB	RAMCFG0:H,RAMCFG1:L,RAMCFG2:L,RAMCFG3:L,DRAM_TYPE:MICRON_4GB
DDR3:MICRON_8GB	RAMCFG0:H,RAMCFG1:L,RAMCFG2:H,RAMCFG3:L,DRAM_TYPE:MICRON_8GB
DDR3:HYNIX_16GB	RAMCFG0:L,RAMCFG1:L,RAMCFG2:L,RAMCFG3:H,DRAM_TYPE:HYNIX_16GB
DDR3:SAMSUNG_16GB	RAMCFG0:L,RAMCFG1:H,RAMCFG2:L,RAMCFG3:H,DRAM_TYPE:SAMSUNG_16GB
DDR3:ELPIDA_16GB	RAMCFG0:H,RAMCFG1:H,RAMCFG2:L,RAMCFG3:H,DRAM_TYPE:ELPIDA_16GB
DDR3:MICRON_16GB	RAMCFG0:H,RAMCFG1:L,RAMCFG2:L,RAMCFG3:H,DRAM_TYPE:MICRON_16GB

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S0915	1	EEPROM,4MBIT,SPI,50MHZ,1.8V,USON8	U2890	CRITICAL	TBTROM:BLANK
341S00159	1	T29,EEPROM,FALCON RIDGE(V27.1), PROto 0,J110/J113	U2890	CRITICAL	TBTROM:PROG
338S1214	1	IC,SMC12-B1,40MHZ/50OMIPS MCU,157BGA	U5000	CRITICAL	SMC:BLANK
335S00006	1	IC,SERIAL FLASH,64 MBIT 3V,WSON,QE=1	U6100	CRITICAL	BOOTROM_MAC:BLANK
335S00007	1	IC,SERIAL FLASH,64 MBIT 3V,WSON,QE=1	U6100	CRITICAL	BOOTROM_NUM:BLANK
341S00153	1	IC,EFI ROM(V0108)), PROTO 0,J110/J113	U6100	CRITICAL	BOOTROM:PROG

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S00029	1	BDW,QGH9,DD,1.8,15W,2+2,0.7,4M,BI16B	U0500	CRITICAL	CPU:2.1GHZ
337S00073	1	BDW,QGHB,DD,1.6,15W,2+2,0.6,4M,BI16B	U0500	CRITICAL	CPU:1.6GHZ
338S00069	1	IC,TBT,FR-2C,288,12x12 ,FC-CSP,TRAY	U2800	CRITICAL	
338S1264	1	IC,BCM15700A2KFEB4G,S2 CMRA,8XB,208FCBGA	U3900	CRITICAL	
607-6811	1	ASSEMBLY,SUBASSY,PCBA,HALL EFFECT,K99	J6955	CRITICAL	J113_MLB
946-5477	1	UV GLUE,MLB,J41_J43	GLUE	CRITICAL	
825-7987	1	LABEL,MLB,J41/J43	NEW_LABEL		
376S00036	2	MOSFET,N-CH,30V,52A,5.9M,8P 3.3X3.3 DFN	Q7310,Q7320	CRITICAL	VCORE_FET:REN
376S00037	2	MOSFET,N-CH,30V,64A,3.5M,8P 3.3X3.3 DFN	Q7311,Q7321	CRITICAL	VCORE_FET:REN
376S1194	2	MOSFET,N-CH,30V,15.3A,12M,8P 3.3X3.3 DFN	Q7310,Q7320	CRITICAL	VCORE_FET:VSHY
376S1193	2	MOSFET,N-CH,30V,22A,6.0M,8P 3.3X3.3 DFN	Q7311,Q7321	CRITICAL	VCORE_FET:VSHY
900-0090	1		SOLDERPASTE	CRITICAL	
825-7670	1	LABEL,TEXT,MLB,K21/K78	LABEL		

DRAM Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0677	4	IC,SDRAM,8Gb,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:HYNIX_4GB
333S0681	4	IC,SDRAM,16Gb,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:HYNIX_8GB
333S00001	4	IC,SDRAM,23NM,8GB,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
333S00003	4	IC,SDRAM,23NM,16GB,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:SAMSUNG_8GB
333S0793	4	IC,SDRAM,8Gb,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:ELPIDA_4GB
333S0791	4	IC,SDRAM,16Gb,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:ELPIDA_8GB
333S0793	4	IC,SDRAM,8Gb,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:MICRON_4GB
333S0791	4	IC,SDRAM,16GB,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:MICRON_8GB
333S0789	4	IC,SDRAM,25nm,32Gb,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:ELPIDA_16GB

CPU DRAM CFG Chart

VENDOR	CFG 1	CFG 0
HYNIX	0	0
SAMSUNG	1	0
MICRON	0	1
ELPIDA	1	1

SIZE	CFG 3	CFG 2
4GB	0	0
8GB	0	1
16GB	1	0
RSVD	1	1

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1032	376S0855		ALL	Toshiba alt for Diodes dual
376S1129	376S0855		ALL	NXP alt for Diodes dual
376S1089	376S1128		ALL	NXP alt for Diodes single
138S0684	138S0660		ALL	Murata alt to Taiyo Yuden
138S0703	138S0648		ALL	Murata alt to Taiyo Yuden
152S0586	152S1301		ALL	Vale/Vishay alt to Cyntec
372S0186	372S0185		ALL	NXP alt to Diodes
197S0479	197S0478		ALL	20Mhz Epson alt to NDK
376S1053	376S0604		ALL	Diodes alt to Fairchild
371S0713	371S0558		ALL	Diodes alt to ST Micro
128S0371	128S0376		ALL	Kemet alt to Sanyo
152S1821	152S1757		ALL	Cyntec alt to NEC
197S0480	197S0343		ALL	NDK crystal alt to TXC
197S0481	197S0343		ALL	Epson crystal alt to TXC
107S0254	107S0241		ALL	Cyntec sense R alt to TFT
353S3452	353S1286		ALL	Maxim alt to Microchip
128S0386	128S0284		ALL	Kemet alt to Sanyo
128S0397	128S0325		ALL	Kemet alt to Sanyo
377S0155	377S0104		ALL	OnSemi alt to Infineon
128S0398	128S0220		ALL	Kemet alt to Sanyo
197S0542	197S0544		ALL	NDK alt to TXC
197S0545	197S0544		ALL	Epson alt to TXC
138S0681	138S0638		ALL	Taiyo alt to Samsung
138S0841	138S0638		ALL	Murata alt to Samsung
376S00014	376S0761		ALL	Renesas alt to Vishay
152S1876	152S1804		ALL	TDK alt to Toko
107S0255	107S0240		ALL	Cyntec alt to TFT
107S0250	107S0248		ALL	Cyntec alt to TFT
870-5074	870-1938		ALL	ALT PDGQ PIN W_O CAP
860-3428	860-1327		ALL	ALT STANDOFF W_O MYLAR
333S0787	333S0677	DRAM_TYPE:HYNIX_4GB	ALL	ALT STANDOFF W_O MYLAR
860-3690	860-1328		ALL	ALT STANDOFF W_O MYLAR
333S0785	333S0681	DRAM_TYPE:HYNIX_8GB	ALL	ALT STANDOFF W_O MYLAR
353S3814	353S3812		ALL	ALT TBT PORT MUX
311S00008	311S0271		ALL	ALT AND GATE
311S00007	311S0426		ALL	ALT SNGL BUFFER
311S00015	311S0450		ALL	ALT 2-INPT AND
311S00013	311S0508		ALL	ALT SNGL BUFFER
311S00014	311S0515		ALL	ALT DUAL BUFFER
353S00133	353S2741		ALL	ALT PWR DIST SW

SYNC_MASTER=J43_MLB SYNC_DATE=01/17/2013

PAGE TITLE

BOM Configuration

Apple Inc.

DRAWING NUMBER <SCH_NUM> SIZE D

REVISION <E4LABEL>

BRANCH <BRANCH>

PAGE 2 OF 121

SHEET 2 OF 76

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
639-00623	PCBA,MLB,BEST,HY-4GB,X430	MLB_CMNPTS,CPU:2.1GHZ,DDR3:HYNIX_4GB,ALTERNATE
639-00624	PCBA,MLB,BEST,HY-8GB,X433	MLB_CMNPTS,CPU:2.1GHZ,DDR3:HYNIX_8GB,ALTERNATE
639-00625	PCBA,MLB,BEST,HY-16GB,X433	MLB_CMNPTS,CPU:2.1GHZ,DDR3:HYNIX_16GB
639-00626	PCBA,MLB,BEST,SM-4GB,X433	MLB_CMNPTS,CPU:2.1GHZ,DDR3:SAMSUNG_4GB,ALTERNATE
639-00627	PCBA,MLB,BEST,SM-8GB,X433	MLB_CMNPTS,CPU:2.1GHZ,DDR3:SAMSUNG_8GB,ALTERNATE
639-00628	PCBA,MLB,BEST,MI-4GB,X433	MLB_CMNPTS,CPU:2.1GHZ,DDR3:MICRON_4GB
639-00629	PCBA,MLB,BEST,MI-8GB,X433	MLB_CMNPTS,CPU:2.1GHZ,DDR3:MICRON_8GB
639-00630	PCBA,MLB,BEST,MI-16GB,X433	MLB_CMNPTS,CPU:2.1GHZ,DDR3:MICRON_16GB
639-00631	PCBA,MLB,BEST,EL-4GB,X433	MLB_CMNPTS,CPU:2.1GHZ,DDR3:ELPIDA_4GB
639-00632	PCBA,MLB,BEST,EL-8GB,X433	MLB_CMNPTS,CPU:2.1GHZ,DDR3:ELPIDA_8GB
639-00633	PCBA,MLB,BETTER,HY-4GB,X433	MLB_CMNPTS,CPU:1.6GHZ,DDR3:HYNIX_4GB,ALTERNATE
639-00634	PCBA,MLB,BETTER,HY-8GB,X433	MLB_CMNPTS,CPU:1.6GHZ,DDR3:HYNIX_8GB,ALTERNATE
639-00635	PCBA,MLB,BETTER,HY-16GB,X433	MLB_CMNPTS,CPU:1.6GHZ,DDR3:HYNIX_16GB
639-00636	PCBA,MLB,BETTER,SM-4GB,X433	MLB_CMNPTS,CPU:1.6GHZ,DDR3:SAMSUNG_4GB,ALTERNATE
639-00637	PCBA,MLB,BETTER,SM-8GB,X433	MLB_CMNPTS,CPU:1.6GHZ,DDR3:SAMSUNG_8GB,ALTERNATE
639-00638	PCBA,MLB,BETTER,MI-4GB,X433	MLB_CMNPTS,CPU:1.6GHZ,DDR3:MICRON_4GB
639-00639	PCBA,MLB,BETTER,MI-8GB,X433	MLB_CMNPTS,CPU:1.6GHZ,DDR3:MICRON_8GB
639-00640	PCBA,MLB,BETTER,MI-16GB,X433	MLB_CMNPTS,CPU:1.6GHZ,DDR3:MICRON_16GB
639-00641	PCBA,MLB,BETTER,EL-4GB,X433	MLB_CMNPTS,CPU:1.6GHZ,DDR3:ELPIDA_4GB
639-00642	PCBA,MLB,BETTER,EL-8GB,X433	MLB_CMNPTS,CPU:1.6GHZ,DDR3:ELPIDA_8GB
685-00046	CMN PTS,PCBA,MLB,X433	MLB_COMMON,J113_MLB
685-00047	VCORE FET,REN,X433	VCORE_FET:REN
685-00048	VCORE FET,VSHY,X433	VCORE_FET:VSHY
639-00697	PCBA,MLB,BETTER,EL-16GB,X433	MLB_CMNPTS,CPU:1.6GHZ,DDR3:ELPIDA_16GB

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
685-00047	685-00048		ALL	Renesas alt to Vishay
333S0704	333S0700		ALL	Elpida CAM DRAM alt to Hynix

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S1246	1	IC,GL3219,USB3 SD CARD READER,46P,LQFN	U4500	CRITICAL	

BOM Groups

BOM GROUP	BOM OPTIONS
MLB_PROGPARTS	BOOTROM:PROG,SMC:PROG,TBTROM:PROG

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
341S00148	1	IC,SMC-B1,EXT(Vxxxx),PROTO 0,J113	U5000	CRITICAL	SMC:PROG

Sub-BOMs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
685-00046	1	CMN PTS,PCBA,MLB,J113	CMNPTS	CRITICAL	MLB_CMNPTS
685-00048	1	VCORE FET,VSHY,J113	VCOREFETS	CRITICAL	VCORE_FETS

SYNC_MASTER=MASTER SYNC_DATE=MASTER

PAGE TITLE

BOM Variants

Apple Inc.

DRAWING NUMBER <SCH_NUM> SIZE D

REVISION <E4LABEL>

BRANCH <BRANCH>

PAGE 3 OF 121

SHEET 3 OF 76

PD Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
806-5107	1	CAN,TOPSIDE,ALT,J41/J43	TBTTOPSIDE_2P_FENCE	CRITICAL	
806-5108	1	CAN,TOPSIDE,COVER,ALT,J41/J43	TBTTOPSIDE_2P_COVER	CRITICAL	
806-3142	1	CAN,TBT,J11/J13	TBTFENCE	CRITICAL	
806-3215	1	CAN,COVER,TBT,J11/J13	TBTCOVER	CRITICAL	
806-3216	1	CAN,MDP,J11/J13	MDPCAN	CRITICAL	
806-3083	1	SHLD,USB,MLB,J11/J13	USBCAN	CRITICAL	

Plated Board Slot



CPU Heat Sink Mounting Bosses



Fan Boss



X21 Boss



SSD Boss



EMI I/O Pogo Pins

DisplayPort Pogo

CRITICAL

USB/SD Card Pogo

CRITICAL

Can Slots



SYNC_MASTER=MASTER SYNC_DATE=MASTER

PAGE TITLE

PD PARTS

Apple Inc.

DRAWING NUMBER <SCH_NUM> SIZE D

REVISION <E4LABEL>

BRANCH <BRANCH>

PAGE 4 OF 121

SHEET 4 OF 76

DDI Port Assignments:

TBT Sink 0

TBT Sink 1
(MUXed with HDMI
if necessary)

CRITICAL
OMIT_TABLE
U0500
BROADWELL-ULT
2C+GT2
BGA
SYM 1 OF 19

67 25	DP_TBTSNK0_ML_C_N<0>	C54	DDI1_TXN0	EDP_TXN0	C45	DP_INT_ML_C_N<0>	60 67
67 25	DP_TBTSNK0_ML_C_P<0>	C55	DDI1_TXP0	EDP_TXP0	B46	DP_INT_ML_C_P<0>	60 67
67 25	DP_TBTSNK0_ML_C_N<1>	B58	DDI1_TXN1	EDP_TXN1	A47	NC_INT_ML_CN<1>	64
67 25	DP_TBTSNK0_ML_C_P<1>	C58	DDI1_TXP1	EDP_TXP1	B47	NC_INT_ML_CP<1>	64
67 25	DP_TBTSNK0_ML_C_N<2>	B55	DDI1_TXN2	EDP_TXN2	C47	NC_INT_ML_CN<2>	64
67 25	DP_TBTSNK0_ML_C_P<2>	A55	DDI1_TXP2	EDP_TXP2	C46	NC_INT_ML_CP<2>	64
67 25	DP_TBTSNK0_ML_C_N<3>	A57	DDI1_TXN3	EDP_TXN3	A49	NC_INT_ML_CN<3>	64
67 25	DP_TBTSNK0_ML_C_P<3>	B57	DDI1_TXP3	EDP_TXP3	B49	NC_INT_ML_CP<3>	64
67 25 18	DP_TBTSNK1_ML_C_N<0>	C51	DDI2_TXN0				
67 25 18	DP_TBTSNK1_ML_C_P<0>	C50	DDI2_TXP0				
67 25 18	DP_TBTSNK1_ML_C_N<1>	C53	DDI2_TXN1	EDP_AUXN	A45	DP_INT_AUXCH_C_N	60 67
67 25 18	DP_TBTSNK1_ML_C_P<1>	B54	DDI2_TXP1	EDP_AUXP	B45	DP_INT_AUXCH_C_P	60 67
67 25 18	DP_TBTSNK1_ML_C_N<2>	C49	DDI2_TXN2				
67 25 18	DP_TBTSNK1_ML_C_P<2>	B50	DDI2_TXP2				
67 25 18	DP_TBTSNK1_ML_C_N<3>	A53	DDI2_TXN3	EDP_RCOMP	D20	MCP_EDP_RCOMP	
67 25 18	DP_TBTSNK1_ML_C_P<3>	B53	DDI2_TXP3	EDP_DISP_UTIL	A43	TP_EDP_DISP_UTIL	

eDP Port Assignment:

Internal panel

PPVCOMP_S0_CPU 8

R0530
24.9
1%
1/20W
MF
201

MCP Daisy-Chain Strategy:

Each corner of CPU has two testpoints.
Other corner test signals connected in
daisy-chain fashion. Continuity should
exist between both TP's on each corner.

CRITICAL
OMIT_TABLE
U0500
BROADWELL-ULT
2C+GT2
BGA
SYM 17 OF 19

				DAISY_CHAIN_NCTF	A3	TRUE	MCP_DC_A3_B3	5
5	MCP_DC_AW2_AY2	TRUE	AY2	DAISY_CHAIN_NCTF	A4		MCP_DC_A4	TP0500
5	MCP_DC_AW3_AY3	TRUE	AY3	DAISY_CHAIN_NCTF				
TP0531	MCP_DC_AY60		AY60	DAISY_CHAIN_NCTF	A60		MCP_DC_A60	TP0510
5	MCP_DC_AW61_AY61	TRUE	AY61	DAISY_CHAIN_NCTF	A61	TRUE	MCP_DC_A61_B61	5
5	MCP_DC_AW62_AY62	TRUE	AY62	DAISY_CHAIN_NCTF	A62		MCP_DC_A62	TP0511
	MCP_DC_B2		B2	DAISY_CHAIN_NCTF	AV1		MCP_DC_AV1	TP0520
TP0501				DAISY_CHAIN_NCTF	AW1		MCP_DC_AW1	TP0521
5	MCP_DC_A3_B3	TRUE	B3	DAISY_CHAIN_NCTF	AW2	TRUE	MCP_DC_AW2_AY2	5
5	MCP_DC_A61_B61	TRUE	B61	DAISY_CHAIN_NCTF	AW3	TRUE	MCP_DC_AW3_AY3	5
	MCP_DC_B62_B63	TRUE	B62	DAISY_CHAIN_NCTF	AW61	TRUE	MCP_DC_AW61_AY61	5
			B63	DAISY_CHAIN_NCTF	AW62	TRUE	MCP_DC_AW62_AY62	5
	MCP_DC_C1_C2	TRUE	C1	DAISY_CHAIN_NCTF	AW63		MCP_DC_AW63	TP0530
			C2	DAISY_CHAIN_NCTF				

CRITICAL
OMIT_TABLE
U0500
BROADWELL-ULT
2C+GT2
BGA
SYM 18 OF 19
SPARE

NC	AT2	RSVD	RSVD	N23	NC
NC	AU44	RSVD	RSVD	R23	NC
NC	AV44	RSVD	RSVD	T23	NC
NC	D15	RSVD	RSVD	U10	NC
NC	F22	RSVD	RSVD	AL1	NC
NC	H22	RSVD	RSVD	AM11	NC
NC	J21	RSVD	RSVD	AP7	NC
			RSVD	AU10	NC
			RSVD	AU15	NC
			RSVD	AW14	NC
			RSVD	AY14	NC

SYNC_MASTER=WILL_J43 SYNC_DATE=09/13/2012

PAGE TITLE
CPU GFX/NCTF/RSVD

Apple Inc.

DRAWING NUMBER <SCH_NUM> SIZE D
REVISION <E4LABEL>
BRANCH <BRANCH>
PAGE 5 OF 121
SHEET 5 OF 76





CFG<10>:SAFE MODE BOOT	1 = NORMAL OPERATION	0 = POWER FEATURES NOT ACTIVE
CFG<9> :NO SVID-CAPABLE VR	1 = VR SUPPORTS SVID	0 = VR DOES NOT SUPPORT SVID
CFG<8> :ALLOW NOA ON LOCKED UNITS	1 = NORMAL OPERATION	0 = NOA ALWAYS UNLOCKED
CFG<4> :eDP ENABLE/DISABLE	1 = DISABLED	0 = ENABLED
CFG<1> :PCH-LESS MODE	1 = NORMAL OPERATION	0 = PCH-LESS MODE
CFG<0> :RESET SEQUENCE STALL	1 = NORMAL OPERATION	0 = STALL AFTER PCU PLL LOCK

These can be placed close to J1800
and are only for debug access



NOTE: Pre-ES2 CPUs have issue with Sx cycling, must set CFG<9> low to avoid issue, but this locks CPU VR at 1.7V Vboot (CPU Sighting #4391569).



SYNC MASTER=WILL_J43	SYNC DATE=09/13/2012
PAGE TITLE	CPU Misc/JTAG/CFG/RSVD
Apple Inc.	DRAWING NUMBER <SCH_NUM> SIZE D
	REVISION <E4LABEL>
	BRANCH <BRANCH>
	PAGE 6 OF 121
	SHEET 6 OF 76





SYNC_MASTER=WILL J43 SYNC_DATE=09/13/2012

PAGE TITLE

CPU DDR3/LPDDR3 Interfaces

Apple Inc.

DRAWING NUMBER <SCH_NUM> SIZE D

REVISION <E4LABEL>

BRANCH <BRANCH>

PAGE 7 OF 121

SHEET 7 OF 76

HSW-ULT current estimates from Haswell Mobile ULT Processor EDS vol 1, doc #502406, v0.9.
LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0.
Note [1] current numbers from clarification email, from Srini, dated 9/10/2012 2:11pm.









SYNC_MASTER=J43_MLB SYNC_DATE=10/02/2012

PAGE TITLE

CPU/PCH GROUNDS

Apple Inc.

DRAWING NUMBER <SCH_NUM> SIZE D

REVISION <E4LABEL>

BRANCH <BRANCH>

PAGE 9 OF 121

SHEET 9 OF 76

All Intel recommendations from Intel doc #503160 Shark Bay Ultrabook Platform Power Delivery Design Guide Rev 1.0 unless stated otherwise

CPU VCC Decoupling

Intel recommendation (Table 5-1): 23x 22uF 0805 stuff, 7x 22uF 0805 nostuff
Apple implementation : 18x 10uF 0402 mirrored stuff, 1x 470uF stuff, 50x 10uF mirrored no stuff, 50x 10uF single sided no stuff

64 62 52 42 8 PPVCC_S0_CPU

CRITICAL C1000 10UF 20% 4V X6S 0402
CRITICAL C1001 10UF 20% 4V X6S 0402
CRITICAL C1002 10UF 20% 4V X6S 0402
NO STUFF C1003 10UF 20% 4V X6S 0402
CRITICAL C1004 10UF 20% 4V X6S 0402
NO STUFF C1005 10UF 20% 4V X6S 0402
NO STUFF C1006 10UF 20% 4V X6S 0402
CRITICAL C1007 10UF 20% 4V X6S 0402
NO STUFF C1008 10UF 20% 4V X6S 0402
NO STUFF C1009 10UF 20% 4V X6S 0402
CRITICAL C1010 10UF 20% 4V X6S 0402
NO STUFF C1011 10UF 20% 4V X6S 0402
CRITICAL C1012 10UF 20% 4V X6S 0402
NO STUFF C1013 10UF 20% 4V X6S 0402
CRITICAL C1014 10UF 20% 4V X6S 0402
NO STUFF C105A 10UF 20% 4V X6S 0402
NO STUFF C105B 10UF 20% 4V X6S 0402
NO STUFF C105C 10UF 20% 4V X6S 0402
NO STUFF C105D 10UF 20% 4V X6S 0402
NO STUFF C105E 10UF 20% 4V X6S 0402
NO STUFF C105F 10UF 20% 4V X6S 0402

NO STUFF C1015 10UF 20% 4V X6S 0402
CRITICAL C1016 10UF 20% 4V X6S 0402
CRITICAL C1017 10UF 20% 4V X6S 0402
CRITICAL C1018 10UF 20% 4V X6S 0402
NO STUFF C1019 10UF 20% 4V X6S 0402
NO STUFF C1020 10UF 20% 4V X6S 0402
CRITICAL C1021 10UF 20% 4V X6S 0402
NO STUFF C1030 10UF 20% 4V X6S 0402
NO STUFF C104A 10UF 20% 4V X6S 0402
NO STUFF C104B 10UF 20% 4V X6S 0402
NO STUFF C104C 10UF 20% 4V X6S 0402
NO STUFF C104D 10UF 20% 4V X6S 0402
NO STUFF C104E 10UF 20% 4V X6S 0402
NO STUFF C104F 10UF 20% 4V X6S 0402
NO STUFF C106A 10UF 20% 4V X6S 0402
NO STUFF C106B 10UF 20% 4V X6S 0402
NO STUFF C106C 10UF 20% 4V X6S 0402
NO STUFF C106D 10UF 20% 4V X6S 0402
NO STUFF C106E 10UF 20% 4V X6S 0402

NO STUFF C1070 10UF 20% 4V X6S 0402
NO STUFF C1071 10UF 20% 4V X6S 0402
NO STUFF C1072 10UF 20% 4V X6S 0402
NO STUFF C1073 10UF 20% 4V X6S 0402
NO STUFF C1074 10UF 20% 4V X6S 0402
NO STUFF C1075 10UF 20% 4V X6S 0402
CRITICAL C1076 10UF 20% 4V X6S 0402
CRITICAL C1077 10UF 20% 4V X6S 0402
NO STUFF C1078 10UF 20% 4V X6S 0402
NO STUFF C1079 10UF 20% 4V X6S 0402
NO STUFF C1080 10UF 20% 4V X6S 0402
NO STUFF C1081 10UF 20% 4V X6S 0402
NO STUFF C1082 10UF 20% 4V X6S 0402
CRITICAL C1083 10UF 20% 4V X6S 0402
CRITICAL C1084 10UF 20% 4V X6S 0402

NO STUFF C1085 10UF 20% 4V X6S 0402
NO STUFF C1086 10UF 20% 4V X6S 0402
NO STUFF C1087 10UF 20% 4V X6S 0402
CRITICAL C1088 10UF 20% 4V X6S 0402
CRITICAL C1089 10UF 20% 4V X6S 0402
NO STUFF C1090 10UF 20% 4V X6S 0402
NO STUFF C1091 10UF 20% 4V X6S 0402
NO STUFF C1092 10UF 20% 4V X6S 0402
NO STUFF C1093 10UF 20% 4V X6S 0402
NO STUFF C1094 10UF 20% 4V X6S 0402
NO STUFF C1095 10UF 20% 4V X6S 0402
NO STUFF C1096 10UF 20% 4V X6S 0402
NO STUFF C1097 10UF 20% 4V X6S 0402

NO STUFF C1022 10UF 20% 4V X6S 0402
NO STUFF C1023 10UF 20% 4V X6S 0402
NO STUFF C1024 10UF 20% 4V X6S 0402
NO STUFF C1025 10UF 20% 4V X6S 0402
NO STUFF C1026 10UF 20% 4V X6S 0402
NO STUFF C1027 10UF 20% 4V X6S 0402
NO STUFF C1028 10UF 20% 4V X6S 0402
NO STUFF C1029 10UF 20% 4V X6S 0402
NO STUFF C1032 10UF 20% 4V X6S 0402
NO STUFF C1033 10UF 20% 4V X6S 0402
NO STUFF C1034 10UF 20% 4V X6S 0402
NO STUFF C1035 10UF 20% 4V X6S 0402
NO STUFF C1036 10UF 20% 4V X6S 0402
NO STUFF C1037 10UF 20% 4V X6S 0402
NO STUFF C1038 10UF 20% 4V X6S 0402

NO STUFF C1039 10UF 20% 4V X6S 0402
NO STUFF C1044 10UF 20% 4V X6S 0402
NO STUFF C1045 10UF 20% 4V X6S 0402
NO STUFF C1046 10UF 20% 4V X6S 0402
NO STUFF C1047 10UF 20% 4V X6S 0402
NO STUFF C1048 10UF 20% 4V X6S 0402
NO STUFF C1049 10UF 20% 4V X6S 0402

NO STUFF C1056 10UF 20% 4V X6S 0402
NO STUFF C1057 10UF 20% 4V X6S 0402
NO STUFF C1058 10UF 20% 4V X6S 0402
NO STUFF C1059 10UF 20% 4V X6S 0402
NO STUFF C1062 10UF 20% 4V X6S 0402
NO STUFF C1063 10UF 20% 4V X6S 0402
NO STUFF C1064 10UF 20% 4V X6S 0402
NO STUFF C1065 10UF 20% 4V X6S 0402
NO STUFF C1066 10UF 20% 4V X6S 0402
NO STUFF C1067 10UF 20% 4V X6S 0402
NO STUFF C1068 10UF 20% 4V X6S 0402
NO STUFF C1069 10UF 20% 4V X6S 0402
NO STUFF C1098 10UF 20% 4V X6S 0402
NO STUFF C1099 10UF 20% 4V X6S 0402
NO STUFF C109A 10UF 20% 4V X6S 0402

NO STUFF C109B 10UF 20% 4V X6S 0402
NO STUFF C109C 10UF 20% 4V X6S 0402
NO STUFF C109D 10UF 20% 4V X6S 0402
NO STUFF C109E 10UF 20% 4V X6S 0402
NO STUFF C109F 10UF 20% 4V X6S 0402
NO STUFF C108A 10UF 20% 4V X6S 0402
NO STUFF C108B 10UF 20% 4V X6S 0402
NO STUFF C108C 10UF 20% 4V X6S 0402
NO STUFF C108D 10UF 20% 4V X6S 0402
NO STUFF C108E 10UF 20% 4V X6S 0402
NO STUFF C108F 10UF 20% 4V X6S 0402
NO STUFF C107A 10UF 20% 4V X6S 0402
NO STUFF C107B 10UF 20% 4V X6S 0402

CRITICAL C1031 470UF-0.0045OHM 20% 2.5V POLY-TANT SM

CPU VDDQ DECOUPLING

Intel recommendation (Table 5-4): 4x 2.2uF 0402, 6x 10uF 0603
Apple implementation : 4x 2.2uF 0402, 6x 10uF 0402, 2x 270uF B2 no stuff

42 8 PPVMEMIO_S0_CPU

C1040 2.2UF 20% 6.3V CERM 402-LF
C1041 2.2UF 20% 6.3V CERM 402-LF
C1042 2.2UF 20% 6.3V CERM 402-LF
C1043 2.2UF 20% 6.3V CERM 402-LF

C1050 10UF 20% 6.3V CERM-X5R 0402-1
C1051 10UF 20% 6.3V CERM-X5R 0402-1
C1052 10UF 20% 6.3V CERM-X5R 0402-1
C1053 10UF 20% 6.3V CERM-X5R 0402-1
C1054 10UF 20% 6.3V CERM-X5R 0402-1
C1055 10UF 20% 6.3V CERM-X5R 0402-1

C1060 270UF 20% 2V TANT CASE-B2-SM
NO STUFF C1061 270UF 20% 2V TANT CASE-B2-SM

2x Bulk nostuff per Harris Beach v1.0 schematic

SYNC_MASTER=WILL_J43 SYNC_DATE=01/08/2013
PAGE TITLE: CPU Decoupling
Apple Inc.
DRAWING NUMBER: <SCH_NUM> SIZE: D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 10 OF 121
SHEET: 10 OF 76

PCH VCCDSW3_3 BYPASS
(PCH 3.3V DSW PWR)
PP3V3_S5
42 34 29 28 18 17 16 15 13 8 74 64 62 60 59 58 57
NO STUFF
C1200 1UF 10% 6.3V CERM 402
BYPASS=U0500.AH10:6.35mm

PCH VCCSPI BYPASS
(PCH 3.3V SPI PWR)
PP3V3_SUS
64 62 59 58 57 46 18 14 11 8
NO STUFF
C1202 0.1UF 20% 10V CERM 402
BYPASS=U0500.Y8:6.35mm

PCH VCCSUS3_3 BYPASS
(PCH 3.3V SUSPEND PWR)
PP3V3_SUS
64 62 59 58 57 46 18 14 11 8
C1204 22UF 20% 6.3V X5R-CERM-1 603
BYPASS=U0500.AC9:12.7mm

PCH VCCSUS3_3 BYPASS
(PCH 3.3V SUSPEND RTC PWR)
PP3V3_SUS
64 62 59 58 57 46 18 14 11 8
C1206 1UF 10% 6.3V CERM 402
BYPASS=U0500.AH11:6.35mm

PCH VCCSDIO BYPASS
(PCH 3.3V/1.8V SDIO PWR)
PP3V3_S0
74 65 64 62 61 36 30 26 18 17 15 11 12 11 9 59 56 45 44 43 42 41 40 39 38
C1208 1UF 10% 6.3V CERM 402
BYPASS=U0500.U8:6.35mm

PCH VCCSUSHDA BYPASS
(PCH 3.3V/1.5V HDA PWR)
PP1V5_S0SW_AUDIO_HDA
58 17 8
C1210 1UF 10% 6.3V CERM 402
BYPASS=U0500.AH14:6.35mm

PCH VCC3_3 BYPASS
(PCH 3.3V GPIO/LPC PWR)
PP3V3_S0
74 65 64 62 61 36 30 26 18 17 15 11 12 11 9 59 56 45 44 43 42 41 40 39 38
C1212 22UF 20% 6.3V X5R-CERM-1 603
BYPASS=U0500.V8:12.7mm

PCH VCC3_3 BYPASS
(PCH 3.3V THERMAL PWR)
PP3V3_S0
74 65 64 62 61 36 30 26 18 17 15 11 12 11 9 59 56 45 44 43 42 41 40 39 38
C1214 0.1UF 20% 10V CERM 402
BYPASS=U0500.K14:6.35mm

PCH VCCASW BYPASS
(PCH 1.05V ME CORE PWR)
PP1V05_S0
55 51 42 38 17 16 15 11 8 6 64 62 59 58
NO STUFF
C1250 22UF 20% 6.3V X5R-CERM-1 603
C1251 1UF 10% 6.3V CERM 402
BYPASS=U0500.AE9:12.7mm
BYPASS=U0500.AE9:6.35mm

PCH VCC BYPASS
(PCH 1.05V CORE PWR)
PP1V05_S0
55 51 42 38 17 16 15 11 8 6 64 62 59 58
C1255 10UF 20% 6.3V X5R 603
C1256 1UF 10% 6.3V CERM 402
C1257 1UF 10% 6.3V CERM 402
BYPASS=U0500.J11:12.7mm
BYPASS=U0500.J11:6.35mm
BYPASS=U0500.AE8:6.35mm

PCH VCCHSIO BYPASS
(PCH 1.05V PCIe/SATA/USB3 PWR)
PP1V05_S0SW_PCH_HSIO
62 58 11 8
C1260 1UF 10% 6.3V CERM 402
C1261 1UF 10% 6.3V CERM 402
C1262 10UF 20% 6.3V CERM-X5R 0402-1
BYPASS=U0500.K9:6.35mm
BYPASS=U0500.L10:6.35mm
BYPASS=U0500.M9:6.35mm

PCH VCCIO BYPASS
(PCH 1.05V USB2 PWR)
PP1V05_S0
55 51 42 38 17 16 15 11 8 6 64 62 59 58
C1264 1UF 10% 6.3V CERM 402
BYPASS=U0500.AG16:6.35mm

PCH VCCCLK BYPASS
(PCH 1.05V CLK PWR)
PP1V05_S0
55 51 42 38 17 16 15 11 8 6 64 62 59 58
C1266 1UF 10% 6.3V CERM 402
C1267 1UF 10% 6.3V CERM 402
BYPASS=U0500.J17:6.35mm
BYPASS=U0500.R21:6.35mm

PP1V05_S0
55 51 42 38 17 16 15 11 8 6 64 62 59 58
??mA Max
R1270 0 5% 1/10W MF-LF 402
PP1V05_S0_PCH_VCCACLKPLL_R
MIN_LINE_WIDTH=0.2 MM
MIN_NECK_WIDTH=0.2 MM
VOLTAGE=1.05V
CRITICAL
L1270 2.2UH-240MA-0.221OHM 0603
C1270 47UF 20% 4V CERM-X5R 0805-1
C1271 47UF 20% 4V CERM-X5R 0805-1
C1272 1UF 10% 10V X5R 402
BYPASS=U0500.A20:12.7mm
BYPASS=U0500.A20:12.7mm
BYPASS=U0500.A20:6.35mm
PCH VCCACLKPLL FILTER/BYPASS
(PCH 1.05V ACLK PLL PWR)
PP1V05_S0_PCH_VCCACLKPLL
8 12
MIN_LINE_WIDTH=0.2 MM
MIN_NECK_WIDTH=0.075 MM
VOLTAGE=1.05V
31mA Max

R1275 0 5% 1/10W MF-LF 402
PP1V05_S0_PCH_VCC_ICC_R
MIN_LINE_WIDTH=0.2 MM
MIN_NECK_WIDTH=0.2 MM
VOLTAGE=1.05V
CRITICAL
L1275 2.2UH-240MA-0.221OHM 0603
C1275 47UF 20% 4V CERM-X5R 0805-1
C1276 47UF 20% 4V CERM-X5R 0805-1
C1277 1UF 10% 10V X5R 402
BYPASS=U0500.J18:12.7mm
BYPASS=U0500.J18:12.7mm
BYPASS=U0500.J18:6.35mm
PCH VCCCLK FILTER/BYPASS
(PCH 1.05V VCCCLK PWR)
PP1V05_S0_PCH_VCC_ICC
8
MIN_LINE_WIDTH=0.2 MM
MIN_NECK_WIDTH=0.075 MM
VOLTAGE=1.05V
??mA Max

R1280 0 5% 1/10W MF-LF 402
CRITICAL
NO STUFF
L1280 2.2UH-240MA-0.221OHM 0603
C1280 47UF 20% 4V CERM-X5R 0805-1
C1281 47UF 20% 4V CERM-X5R 0805-1
C1282 1UF 10% 10V X5R 402
BYPASS=U0500.AA21:12.7mm
BYPASS=U0500.AA21:12.7mm
BYPASS=U0500.AA21:6.35mm
PCH OPI VCCAPLL FILTER/BYPASS
(PCH 1.05V OPI PLL PWR)
PP1V05_S0_PCH_VCCAPLL_OPI
8
MIN_LINE_WIDTH=0.2 MM
MIN_NECK_WIDTH=0.075 MM
VOLTAGE=1.05V
57mA Max

62 58 11 8
PP1V05_S0SW_PCH_HSIO
83mA Max
CRITICAL
L1290 2.2UH-240MA-0.221OHM 0603
C1290 47UF 20% 4V CERM-X5R 0805-1
C1291 47UF 20% 4V CERM-X5R 0805-1
C1292 1UF 10% 10V X5R 402
BYPASS=U0500.B11:12.7mm
BYPASS=U0500.B11:12.7mm
BYPASS=U0500.B11:6.35mm
PCH VCCSATA3PLL FILTER/BYPASS
(PCH 1.05V SATA3 PLL PWR)
PP1V05_S0SW_PCH_VCCSATA3PLL
8 12
MIN_LINE_WIDTH=0.2 MM
MIN_NECK_WIDTH=0.075 MM
VOLTAGE=1.05V
42mA Max

CRITICAL
L1295 2.2UH-240MA-0.221OHM 0603
C1295 47UF 20% 4V CERM-X5R 0805-1
C1296 47UF 20% 4V CERM-X5R 0805-1
C1297 1UF 10% 10V X5R 402
BYPASS=U0500.B18:12.7mm
BYPASS=U0500.B18:12.7mm
BYPASS=U0500.B18:6.35mm
PCH VCCUSB3PLL FILTER/BYPASS
(PCH 1.05V USB3 PLL PWR)
PP1V05_S0SW_PCH_VCCUSB3PLL
8 14
MIN_LINE_WIDTH=0.2 MM
MIN_NECK_WIDTH=0.075 MM
VOLTAGE=1.05V
41mA Max

LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0
as well as from clarification email, from Srini, dated 9/10/2012 2:11pm.

SYNC_MASTER=J41_MLB SYNC_DATE=02/07/2013

PAGE TITLE
PCH Decoupling

Apple Inc.

DRAWING NUMBER <SCH_NUM> SIZE D
REVISION <E4LABEL>
BRANCH <BRANCH>
PAGE 12 OF 121
SHEET 11 OF 76







SYNC MASTER=WILL_J43 SYNC DATE=12/17/2012

PAGE TITLE

PCH Audio/JTAG/SATA/CLK

Apple Inc.

DRAWING NUMBER <SCH_NUM> SIZE D

REVISION <E4LABEL>

BRANCH <BRANCH>

PAGE 13 OF 121

SHEET 12 OF 76



CRITICAL
OMIT_TABLE
U0500
BROADWELL-ULT
2C+GT2
BGA
SYM 8 OF 19
SYSTEM POWER MANAGEMENT
R1400 kept for debug purposes.
NO STUFF
R1400
SLP_S0# Isolation
PP3V3_S0
C1420
0.1UF
CRITICAL
74LVC1G08
SOT891
U1420
PM_SLP_S0_L
NC
SLP_S0# can be driven high outside of S0
U1420 ensures signal will only be high in S0.
PCH_SUSACK_L
PM_SYSRST_L
PM_PCH_SYS_PWROK
PM_PCH_PWROK
PLT_RESET_L
PM_RSMRST_L
PCH_SUSWARN_L
PM_PWRBTN_L
SMC_ADAPTER_EN
PM_BATLOW_L
PCH_PM_SLP_S0_L
TP_PCH_SLP_WLAN_L
SUSACK*
SYS_RESET*
SYS_PWROK
PCH_PWROK
APWROK
PLTRST*
RSMRST*
SUSWARN*/SUSPWRDNACK/GPIO30
PWRBTN*
ACPRESENT/GPIO31
BATLOW*/GPIO72
SLP_S0*
SLP_WLAN*/GPIO29
DSWVRMEN
DPWROK
WAKE*
CLKRUN*/GPIO32
SUS_STAT*/GPIO61
SUSCLK/GPIO62
SLP_S5*/GPIO63
SLP_S4*
SLP_S3*
SLP_A*
SLP_SUS*
SLP_LAN*
PCH_DSWVRMEN
PM_DSW_PWRGD
PCIE_WAKE_L
PM_CLKRUN_L
LPC_PWRDWN_L
PM_CLK32K_SUSCLK_R
PM_SLP_S5_L
PM_SLP_S4_L
PM_SLP_S3_L
TP_PM_SLP_A_L
PM_SLP_SUS_L
TP_PCH_SLP_LAN_L
PPVRTC_G3H
R1450
330K
R1451
100K
SYM 9 OF 19
EDP_BKLT_PWM
EDP_BKLT_EN
EDP_PANEL_PWR
TBT_PWR_REQ_L
SMC_RUNTIME_SCI_L
HDMITBTMUX_FLAG
SSD_BOOT
NC_PCI_PME_L
ODD_PWR_EN_L
HDMITBTMUX_LATCH
ENET_LOW_PWR
AUD_PWR_EN
AP_PCIE_DEV_WAKE
EDP_BKLTCTL
EDP_BKLEN
EDP_VDDEN
PIRQA*/GPIO77
PIRQB*/GPIO78
PIRQC*/GPIO79
PIRQD*/GPIO80
PME*
GPIO55
GPIO52
GPIO54
GPIO51
GPIO53
eDP SIDEBAND
DISPLAY
PCI
DDPB_CTRLCLK
DDPB_CTRLDATA
DDPC_CTRLCLK
DDPC_CTRLDATA
DDPB_AUXN
DDPC_AUXN
DDPB_AUXP
DDPC_AUXP
DDPB_HPD
DDPC_HPD
EDP_HPD
DP_TBTSNK0_DDC_CLK
DP_TBTSNK0_DDC_DATA
DP_TBTSNK1_DDC_CLK
DP_TBTSNK1_DDC_DATA
DP_TBTSNK0_AUXCH_C_N
DP_TBTSNK1_AUXCH_C_N
DP_TBTSNK0_AUXCH_C_P
DP_TBTSNK1_AUXCH_C_P
DP_TBTSNK0_HPD
DP_TBTSNK1_HPD
DP_INT_HPD
PP3V3_S5
PP3V3_S0
R1405 1K PM_PWRBTN_L
R1410 10K PM_BATLOW_L
R1452 10K PCIE_WAKE_L
R1455 10K PM_CLKRUN_L
R1460 100K PM_SLP_S5_L
R1461 100K PM_SLP_S4_L
R1462 100K PM_SLP_S3_L
R1463 100K PM_SLP_S0_L
R1464 100K PM_SLP_SUS_L
R1430 100K EDP_BKLT_EN
R1431 100K EDP_PANEL_PWR
R1440 100K TBT_PWR_REQ_L
R1441 100K SMC_RUNTIME_SCI_L
R1442 100K HDMITBTMUX_FLAG
R1443 100K SSD_BOOT
R1445 100K ODD_PWR_EN_L
R1446 100K HDMITBTMUX_LATCH
R1447 100K ENET_LOW_PWR
R1448 100K AUD_PWR_EN
R1449 100K AP_PCIE_DEV_WAKE

SYNC_MASTER=J43_MLB SYNC_DATE=02/20/2013

PAGE TITLE

PCH PM/PCI/GFX

Apple Inc.

DRAWING NUMBER <SCH_NUM> SIZE D

REVISION <E4LABEL>

BRANCH <BRANCH>

PAGE 14 OF 121

SHEET 13 OF 76



SYNC_MASTER=WILL_J43 SYNC_DATE=09/13/2012

PAGE TITLE

PCH PCIe/USB/LPC/SPI/SMBus

Apple Inc.

DRAWING NUMBER <SCH_NUM> SIZE D

REVISION <E4LABEL>

BRANCH <BRANCH>

PAGE 15 OF 121

SHEET 14 OF 76

BOM GROUP	BOM OPTIONS
RAMCFG_SLOT	RAMCFG3:H,RAMCFG2:H,RAMCFG1:H,RAMCFG0:H

PP3V3_S0

RAMCFG3:H R1631 100K 5% 1/20W MF 201
RAMCFG2:H R1636 100K 5% 1/20W MF 201
RAMCFG1:H R1635 100K 5% 1/20W MF 201
RAMCFG0:H R1611 100K 5% 1/20W MF 201

XDP_MLB_RAMCFG0
XDP_MLB_RAMCFG1
XDP_MLB_RAMCFG2
XDP_MLB_RAMCFG3

GPIO12:

CR: TBT_GO2SX_BIDIR, requires 100k pull-up to SUS
RR/FR: DPHDMIMUX_SEL_TBT, requires 100k pull-up to TBTLC

PP3V3_S3
SSD_LPSR:S3
R1696 100K 5% 1/20W MF 201

CRITICAL
OMIT_TABLE

U0500
BROADWELL-ULT 2C+GT2
BGA
SYM 10 OF 19

XDP_PCH_GPIO76	P1	BMBUSY*/GPIO76
XDP_MLB_RAMCFG0	AU2	GPIO8
HDMITBTMUX_SEL_TBT	AM7	LAN_PHY_PWR_CTRL/GPIO12
TP_MEM_VDD_SEL_1V5_L	AD6	GPIO15 (IPD-RSMRST#)
XDP_LPCPLUS_GPIO	Y1	GPIO16
XDP_PCH_GPIO17	T3	GPIO17
SD_RESET_L	AD5	GPIO24
SMC_WAKE_SCI_L	AN5	GPIO27 (IPD-DeepSx)
TPAD_SPI_INT_GPIO28_L	AD7	GPIO28
TPAD_USB_IF_EN	AN3	GPIO26
SSD_PWR_EN	AG6	GPIO56
PCH_TBT_PCIE_RESET_L	AP1	GPIO57
HDD_PWR_EN	AL4	GPIO58
XDP_SDCONN_STATE_CHANGE_L	AT5	GPIO59
SD_PWR_EN	AK4	GPIO44
TBT_PWR_EN	AB6	GPIO47
XDP_JTAG_ISP_TCK	U4	GPIO48
XDP_JTAG_ISP_TDI	Y3	GPIO49
JTAG_TBT_TMS_PCH	P3	GPIO50
PCH_HSIO_PWR_EN	Y2	HSIOPC/GPIO71
TPAD_SPI_IF_EN	AT3	GPIO13
XDP_MLB_RAMCFG3	AH4	GPIO14
SPIROM_USE_MLB	AM4	GPIO25
CAMERA_PWR_EN_PCH	AG5	GPIO45
TPAD_SPI_INT_GPIO46_L	AG3	GPIO46
XDP_MLB_RAMCFG1	AM3	GPIO9
XDP_MLB_RAMCFG2	AM2	GPIO10
SSD_SR_EN_L	P2	DEVSLP0/GPIO33
AP_S0IX_WAKE_SEL	C4	SDIO_POWER_EN/GPIO70
SSD_RESET_L	L2	DEVSLP1/GPIO38
CAM_PCIE_RESET_L	N5	DEVSLP2/GPIO39
PCH_TCO_TIMER_DISABLE	V2	SPKR/GPIO81 (IPD-PLTRST#)

PLT_RESET_L
R1621 100K 5% 1/20W MF 201

TPAD_SPI_INT_GPIO28_L
R1681 0 5% 1/20W MF 0201
TPAD_SPI_INT_L
R1682 0 5% 1/20W MF 0201
TPAD_SPI_INT_GPIO46_L

R1639 100K 5% 1/20W MF 201
R1680 100K 5% 1/20W MF 201

PP3V3_S0
R1641 1K 5% 1/20W MF 201

PP3V3_S5
PP3V3_S3
PP3V3_S0SW_SD
PP3V3_S3
PP3V3_S3RS0_CAMERA
PP3V3_S0
PP3V3_S0

TBTLC for CR, S0 for RR

R1610	100K	XDP_PCH_GPIO76	
R1614	100K	XDP_LPCPLUS_GPIO	
R1615	100K	XDP_PCH_GPIO17	
SD_ON_MLB			
R1616	100K	SD_RESET_L	R1616 should also be stuffed if platform does not use SD card
R1617	100K	SMC_WAKE_SCI_L	
R1618	100K	TPAD_SPI_INT_L	
R1619	100K	TPAD_USB_IF_EN	
R1620	100K	SSD_PWR_EN	SSD_LPSR:S0 BOM option is on R1620
SSD_LPSR:S0			
R1622	100K	HDD_PWR_EN	
R1623	100K	XDP_SDCONN_STATE_CHANGE_L	
R1624	100K	SD_PWR_EN	
R1625	100K	TBT_PWR_EN	
R1626	100K	XDP_JTAG_ISP_TCK	
R1627	100K	XDP_JTAG_ISP_TDI	
R1628	100K	JTAG_TBT_TMS_PCH	
R1629	100K	PCH_HSIO_PWR_EN	
R1630	100K	TPAD_SPI_IF_EN	
R1632	100K	SPIROM_USE_MLB	Stuffed R1632
R1633	100K	CAMERA_PWR_EN_PCH	
R1634	100K	TPAD_SPI_INT_GPIO46_L	No-Stuffed R1634
NOSTUFF			
R1637	100K	SSD_SR_EN_L	
R1638	100K	AP_S0IX_WAKE_SEL	
R1640	100K	XDP_FW_PME_L	
R1652	10K	LPC_SERIRQ	
R1691	100K	BT_PWRRST_L	
R1693	100K	ENET_MEDIA_SENSE	
R1694	100K	LCD_IRQ_L	
R1695	100K	LCD_PSR_EN	

PP1V05_S0
R1650 1K 5% 1/20W MF 201

CPU/MISC

THERMTRIP*	D60	PM_THRMTRIP_L	OUT 38 67
RCIN*/GPIO82	V4	TBT_CIO_PLUG_EVENT_L	IN 18 25
SERIRQ	T4	LPC_SERIRQ	BI 15 37 64
PCH_OPI_COMP	AW15	PCH_OPI_COMP	
RSVD	AF20	NC	
RSVD	AB21	NC	

PLACE_NEAR=U0500.AW15:2.54mm
R1655 49.9 1% 1/20W MF 201

GPIO / LPIO

GSPI0_CS*/GPIO83	R6	AUD_SPI_CS_L	15 64
GSPI0_CLK/GPIO84	L6	AUD_SPI_CLK	15 64
GSPI0_MISO/GPIO85 (IPD)	N6	AUD_SPI_MISO	15 64
GSPI0_MOSI/GPIO86 (IPD-PLTRST#)	L8	AUD_SPI_MOSI	15 64
GSPI1_CS*/GPIO87	R7	TPAD_SPI_CS_L	OUT 15 36
GSPI1_CLK/GPIO88	L5	TPAD_SPI_CLK	OUT 15 36 68
GSPI1_MISO/GPIO89 (IPD)	N7	TPAD_SPI_MISO	IN 15 36 68
GSPI_MOSI/GPIO90	K2	TPAD_SPI_MOSI	OUT 15 36 68
UART0_RXD/GPIO91	J1	PCH_BT_UART_D2R	15 64
UART0_TXD/GPIO92	K3	PCH_BT_UART_R2D	15 64
UART0_RTS*/GPIO93	J2	PCH_BT_UART_RTS_L	15 64
UART0_CTS*/GPIO94	G1	PCH_BT_UART_CTS_L	15 64
UART1_RXD/GPIO0	K4	PCH_UART1_RXD	15
UART1_TXD/GPIO1	G2	PCH_UART1_TXD	15
UART1_RST*/GPIO2	J3	JTAG_ISP_TDO	IN 15 18
UART1_CTS*/GPIO3	J4	PCH_UART1_CTS_L	15
I2C0_SDA/GPIO4	F2	AP_S0IX_WAKE_L	IN 15 29
I2C0_SCL/GPIO5	F3	AP_RESET_L	OUT 29
I2C1_SDA/GPIO6	G4	PCH_I2C1_SDA	15
I2C1_SCL/GPIO7	F1	PCH_I2C1_SCL	15
SDIO_CLK/GPIO64	E3	TBT_POC_RESET_L	OUT 26
SDIO_CMD/GPIO65	F4	BT_PWRRST_L	OUT 15 64
SDIO_D0/GPIO66 (IPD-PLTRST#)	D3	PCH_STRP_TOPBLK_SWP_L	IN 39
SDIO_D1/GPIO67	E4	ENET_MEDIA_SENSE	IN 15 64
SDIO_D2/GPIO68	C3	LCD_IRQ_L	IN 15 64
SDIO_D3/GPIO69	E2	LCD_PSR_EN	OUT 15 64

Pull-up/down on chipset support page (depends on TBT controller)
Cactus Ridge: Alias to TBT_CIO_PLUG_EVENT, requires pull-down.
Redwood Ridge: Alias to TBT_CIO_PLUG_EVENT_L, requires pull-up (S0).

PLT_RESET_L
R1671 100K 5% 1/20W MF 201

Pull-up on TBT page

Requires connection to SMC via 1K series R

PP3V3_S0

AUD_SPI_CS_L	R1660	100K	64 15
AUD_SPI_CLK	R1661	100K	64 15
AUD_SPI_MISO	R1662	100K	64 15
AUD_SPI_MOSI	R1663	100K	64 15
TPAD_SPI_CS_L	R1664	47K	36 15
TPAD_SPI_CLK	R1665	47K	68 36 15
TPAD_SPI_MISO	R1666	47K	68 36 15
TPAD_SPI_MOSI	R1667	47K	68 36 15
PCH_BT_UART_D2R	R1668	47K	64 15
PCH_BT_UART_R2D	R1669	47K	64 15
PCH_UART1_RXD	R1672	47K	15
PCH_UART1_TXD	R1673	47K	15
JTAG_ISP_TDO	R1674	100K	18 15
PCH_UART1_CTS_L	R1675	47K	15
AP_S0IX_WAKE_L	R1676	100K	29 15
PCH_I2C1_SDA	R1678	2.2K	15
PCH_I2C1_SCL	R1679	2.2K	15
PCH_BT_UART_RTS_L	R1670	47K	64 15
PCH_BT_UART_CTS_L	R1677	47K	64 15

SYNC_MASTER=WILL_J43 SYNC_DATE=01/14/2013

PAGE TITLE
PCH GPIO/MISC/LPIO

Apple Inc.

DRAWING NUMBER <SCH_NUM> SIZE D
REVISION <E4LABEL>
BRANCH <BRANCH>
PAGE 16 OF 121
SHEET 15 OF 76

Extra BPM Testpoints

XDP_BPM_L<2> → TP1802
XDP_BPM_L<3> → TP1803
XDP_BPM_L<4> → TP1804
XDP_BPM_L<5> → TP1805
XDP_BPM_L<6> → TP1806
XDP_BPM_L<7> → TP1807

(TP-P6)

Merged (CPU/PCH) Micro2-XDP

PP1V05_S0

CRITICAL
XDP_CONN
J1800
DF40RC-60DP-0.4V
M-ST-SM1

R1830 150 5% 1/16W MF-LF 402

NOTE: This is not the standard XDP pinout.
Use with 921-0133 Adapter Flex to
support chipset debug.

XDP_CPU_PREQ_L	OBSEN_A0	OBSEN_C0	CPU_CFG<17>
XDP_CPU_PRDY_L	OBSEN_A1	OBSEN_C1	CPU_CFG<16>
CPU_CFG<0>	OBSDATA_A0	OBSDATA_C0	CPU_CFG<8>
CPU_CFG<1>	OBSDATA_A1	OBSDATA_C1	CPU_CFG<9>
CPU_CFG<2>	OBSDATA_A2	OBSDATA_C2	CPU_CFG<10>
CPU_CFG<3>	OBSDATA_A3	OBSDATA_C3	CPU_CFG<11>
XDP_BPM_L<0>	OBSEN_B0	OBSEN_D0	CPU_CFG<19>
XDP_BPM_L<1>	OBSEN_B1	OBSEN_D1	CPU_CFG<18>
CPU_CFG<4>	OBSDATA_B0	OBSDATA_D0	CPU_CFG<12>
CPU_CFG<5>	OBSDATA_B1	OBSDATA_D1	CPU_CFG<13>
CPU_CFG<6>	OBSDATA_B2	OBSDATA_D2	CPU_CFG<14>
CPU_CFG<7>	OBSDATA_B3	OBSDATA_D3	CPU_CFG<15>
XDP_CPU_VCCST_PWRGD	PWRGD/HOOK0	ITPCLK/HOOK4	NC
XDP_CPU_PWRBTN_L	HOOK1	ITPCLK#/HOOK5	NC
	VCC_OBS_AB	VCC_OBS_CD	
CPU_PWR_DEBUG	HOOK2	RESET#/HOOK6	XDP_CPURST_L
XDP_SYS_PWROK	HOOK3	DBR#/HOOK7	XDP_DBRESET_L
SMBUS_PCH_DATA	SDA	TDO	XDP_PCH_TDO
SMBUS_PCH_CLK	SCL	TRSTn	XDP_TRST_L
XDP_PCH_TCK	TCK1	TDI	XDP_PCH_TDI
	TCK0	TMS	XDP_PCH_TMS
		XDP_PRESENT#	

518S0847

XDP_CPU_PRESENT_L

NOTE: XDP_DBRESET_L pulled-up to 3.3V on PCH Support Page

XDP_CPU_TDO
R1810 51 5% 1/20W MF 201
PLACE_NEAR=U0500.F62:28mm

XDP_CPU_TCK
R1813 51 5% 1/20W MF 201
PLACE_NEAR=U0500.E60:28mm

TDI and TMS are terminated in CPU.

CPU_VCCST_PWRGD → R1800 1K → XDP_CPU_VCCST_PWRGD
PLACE_NEAR=U0500.C61:2.54mm

PM_PWRBTN_L → R1802 0 → XDP_CPU_PWRBTN_L
PLACE_NEAR=U5000.J3:2.54mm

PM_PCH_SYS_PWROK → R1804 0 → XDP_SYS_PWROK

XDP_CPU_TCK

PCH_JTAGX → R1835 0
PLACE_NEAR=J1800.58:28mm

R1805 1K → PLT_RESET_L
PLACE_NEAR=U0500.AG7:2.54mm

XDP_PCH_TDO
XDP_PCH_TDI
XDP_PCH_TMS

C1804 0.1UF 10% 6.3V CERM-X5R 0201
R1831 1K 5% 1/16W MF-LF 402
C1800 0.1UF 10% 6.3V CERM-X5R 0201
C1801 0.1UF 10% 6.3V CERM-X5R 0201
C1806 0.1UF 10% 6.3V CERM-X5R 0201

CRITICAL
Q1840 DMN5L06VK-7 SOT563 (XDP_CPU_TDO)
Q1840 DMN5L06VK-7 SOT563 (XDP_CPUPCH_TRST_L)
Q1842 DMN5L06VK-7 SOT563 (XDP_CPU_TDI)
Q1842 DMN5L06VK-7 SOT563 (XDP_CPU_TMS)

XDP_CPUPCH_TRST_L
MAKE_BASE=TRUE

CPU JTAG Isolation

PP5V_S0
PP3V3_S5
ALL_SYS_PWRGD

C1845 0.1UF 10% 16V X5R-CERM 0201
U1845 74LVC1G07GF SOT891 (VCC, GND, NC, NC, NC)
R1845 330K 5% 1/20W MF 201

XDP_JTAG_CPU_ISOL_L

PP1V05_SUS

PCH_JTAGX	R1899 1K	NO STUFF
XDP_PCH_TDO	R1890 51	XDP
XDP_PCH_TDI	R1891 51	XDP
XDP_PCH_TMS	R1892 51	XDP
XDP_PCH_TCK	R1896 51	NO STUFF
XDP_CPUPCH_TRST_L	R1897 51	NO STUFF

PCH XDP Signals

These signals do not connect to XDP connector in this architecture, only accessible via Top-Side Probe. Nets are listed here to show XDP associations and to make clear what restrictions exist on PCH GPIOs when Top-Side Probe is used for PCH debug.

PCH/XDP Signals

PCH/XDP Signals		Non-XDP Signals
XDP_MLB_RAMCFG0	TP1870	
XDP_USB_EXTA_OC_L		XDP_USB_EXTA_OC_L
XDP_USB_EXTB_OC_L		XDP_USB_EXTB_OC_L
XDP_USB_EXTC_OC_L	TP1873	
XDP_USB_EXTD_OC_L	TP1874	
XDP_SDCONN_STATE_CHANGE_L		XDP_SDCONN_STATE_CHANGE_L
XDP_MLB_RAMCFG1	TP1876	
XDP_MLB_RAMCFG2	TP1877	
XDP_MLB_RAMCFG3	TP1878	
XDP_JTAG_ISP_TCK		XDP_JTAG_ISP_TCK
XDP_FW_PME_L	TP1879	
XDP_PCH_GPIO35	TP1880	
XDP_PCH_UART_SSD_L_BT_H	TP1881	
XDP_SSD_PCIE0_SEL_L	R1884 1K	
XDP_LPCPLUS_GPIO		XDP_LPCPLUS_GPIO
XDP_PCH_GPIO17	TP1886	
XDP_PCH_GPIO76	TP1887	
XDP_JTAG_ISP_TDI		XDP_JTAG_ISP_TDI

NOTE: Must not short XDP pins together!

Unused & MLB_RAMCFGx GPIOs have TPs.

USB Overcurrents are aliased, do not cause USB OC# events during PCH debug.

SDCONN_STATE_CHANGE_L is aliased, do not plug/unplug SD Cards during PCH debug.

JTAG_ISP (non-TMS) nets are aliased, do not attempt bit-banged JTAG during PCH debug.

NOTE: Should force PCH GPIO47 high to ensure TBT router powered to avoid leakage/clamping of signals.

SSD_PCIEx_SEL_L straps are connected via 1K to common net.

LPCPLUS_GPIO is aliased, do not attempt use during PCH debug.

SYNC_MASTER=WILL_J43 SYNC_DATE=12/17/2012

PAGE TITLE: CPU/PCH Merged XDP

Apple Inc.

DRAWING NUMBER: <SCH_NUM> SIZE: D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 18 OF 121
SHEET: 16 OF 76

System RTC Power Source & 32kHz / 25MHz Clock Generator

Chipset uses 24MHz crystal, GreenCLK kept to save 1x 25MHz crystal & 1x 32kHz crystal

This looks a little ugly to support new and old parts. With GreenCLK Rev C pin 5 must receive S5 power (Stuff R2042)

PP3V42_G3H
Coin-Cell: VBAT (300-ohm & 10uF RC)
No Coin-Cell: 3.42V G3Hot (no RC)

PP3V3_S5
Coin-Cell & G3Hot: 3.42V G3Hot
Coin-Cell & No G3Hot: 3.3V S5
No Coin-Cell: 3.3V S5
No bypass necessary

GreenCLK 25MHz Power — PP3V3_S5RS3RS0_SYSCLKGEN
Must be powered if any VDDIO is powered.

CAM XTAL Power — PP1V2_CAM_XTALPCIEVDD
TBT XTAL Power — PP3V3_TBTLC

C1924 0.1UF 10% 16V X5R-CERM 0201
C1922 0.1UF 10% 16V X5R-CERM 0201
C1902 1UF 20% 6.3V X5R 0201

U1900 SLG3NB148CV TQFN CRITICAL
NC, VDD, VG3HOT

VBAT and +V3.3A are internally ORed to create VDD_RTC_OUT.

+V3.3A should be first available ~3.3V power to reduce VBAT draw.

CKPLUS_WAIVE=PwrTerm2Gnd

C1905 12PF 5% 25V CERM 0201
C1906 12PF 5% 25V CERM 0201
NC, NC — CRITICAL Y1905 25.000MHZ-12PF-20PPM SM-3.2X2.5MM

SYSCLK_CLK25M_X2 — R1905 0 5% 1/20W MF 0201 — SYSCLK_CLK25M_X2_R

NO STUFF R1906 1M 5% 1/20W MF 201

SYSCLK_CLK25M_X1

NOTE: 30 PPM or better required for RTC accuracy

VIOE_25M_A, VIOE_25M_B, VIOE_25M_C
32.768K — PCH_CLK32K_RTCX1 OUT
25M_A NC
25M_B SYSCLK_CLK25M_CAMERA OUT
25M_C SYSCLK_CLK25M_TBT OUT
VOUT — PPVRTC_G3H — For SB RTC Power
X2, X1
GND, THERM PAD

C1910 1UF 20% 6.3V X5R 0201

NC_RTC_CLK32K_RTCX2 MAKE_BASE=TRUE — NC_RTC_CLK32K_RTCX2 NO_TEST=TRUE IN

PCH 24MHz Crystal

C1915 6.8PF +/-0.1PF 25V C0G 0201
C1916 6.8PF +/-0.1PF 25V C0G 0201
NC, NC, NC, NC — CRITICAL Y1915 24.000MHZ-20PPM-6PF 3.20X2.50MM-SM1

PCH_CLK24M_XTALOUT_R — R1915 0 5% 1/20W MF 0201 — PCH_CLK24M_XTALOUT IN

R1916 1M 5% 1/20W MF 201

PCH_CLK24M_XTALIN OUT

PCH 24MHz Outputs

LPC_CLK24M_SMC_R IN — R1927 22 5% 1/20W MF 201 — LPC_CLK24M_SMC OUT
PLACE_NEAR=U0500.AN15:5.1mm
LPC_CLK24M_SMC MAKE_BASE=TRUE

PCH Reset Button

PP3V3_S0

R1995 10K 5% 1/20W MF 201

XDP R1996 0 1/20W 0201 MF 5%

XDP_DBRESET_L IN — PM_SYSRST_L OUT

NO STUFF R1997 0 5% 1/16W MF-LF 402 SILK_PART=SYS RESET

Memory VTT Enable Level-Shifter

CPU output is on VDDQ rail (1.2V), TPS51916 has 1.8V Vih(min).

PP1V2_S3

C1970 0.1UF 10% 16V X5R-CERM 0201

U1970 74AUP1G07GF SOT891 VCC GND
A, Y, NC, NC

PP3V3_S0 — R1970 330K 5% 1/20W MF 201

TPS51916 I(leak) = +/- 1uA, Vih(min) = 1.8V
33uW when driven-low

CPU_MEMVTT_PWR_EN_LSVDDQ IN
MEMVTT_PWR_EN MAKE_BASE=TRUE — MEMVTT_PWR_EN OUT

PCH ME Disable Strap

PP5V_S0 — R1920 100K 5% 1/20W MF 201

Q1920 DMN5L06VK-7 SOT563 VER 3

PP1V5_S0SW_AUDIO_HDA

SPI_DESCRIPTOR_OVERRIDE_LS5V
SPI_DESCRIPTOR_OVERRIDE

Q1920 DMN5L06VK-7 SOT563 VER 3

R1921 1K 5% 1/20W MF 201

HDA_SDOUT_R OUT — IPD = 9-50k

SPI_DESCRIPTOR_OVERRIDE_L IN

PCH uses HDA_SDO as a power-up strap. If low, ME functions normally.
If high, ME is disabled. This allows for full re-flashing of SPI ROM.
SMC controls strap enable to allow in-field control of strap setting.
Q1920 & 5V pull-up allows circuit to work regardless of HDA voltage.

VCCST (1.05V S0) PWRGD

PP3V3_S5 — C1930 0.1UF 10% 16V X5R-CERM 0201

U1930 74AUP1G09 SOT891 CRITICAL
VCC, GND, NC

PP1V05_S0 — R1931 10K 5% 1/20W MF 201 — CPU_VCCST_PWRGD OUT

ALL_SYS_PWRGD IN
PM_SLP_S3_L IN

PCH PWROK Generation

PP3V42_G3H
PP3V3_S0

C1950 0.1UF 10% 16V X5R-CERM 0201 BYPASS=U1950:5MM

R1950 10K 5% 1/20W MF 201

CPU_VR_EN IN

R1955 10K 5% 1/20W MF 201

NO STUFF R1951 0 5% 1/20W MF 0201

CPU_VR_READY OUT MAKE_BASE=TRUE
CPU_VR_READY IN

ALL_SYS_PWRGD IN — CPUVR_PGOOD_R

U1950 74LVC2G08GT/SS05 SOT833

PM_S0_PGOOD

NO STUFF R1963 0 5% 1/20W MF 0201

NO STUFF R1960 0 5% 1/20W MF 0201 — WF: Do we need this?

CKPLUS_WAIVE=UNCONNECTED_PINS

U1950 74LVC2G08GT/SS05 SOT833

SYS_PWROK_R

R1962 1K 5% 1/20W MF 201

PM_PCH_SYS_PWROK OUT

NO STUFF R1961 100K 5% 1/20W MF 201

PM_PCH_PWROK OUT
PM_PCH_PWROK MAKE_BASE=TRUE OUT

SMC_DELAYED_PWRGD IN

SYNC_MASTER=J43_MLB1	SYNC_DATE=01/09/2013
PAGE TITLE	Chipset Support
Apple Inc.	DRAWING NUMBER <SCH_NUM> SIZE D
	REVISION <E4LABEL>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH <BRANCH>
	PAGE 19 OF 121
	SHEET 17 OF 76

Platform Reset Connections

Unbuffered

PLT_RESET_L (IN) → R2071 0 5% 1/20W MF 0201 → PCA9557D_RESET_L (OUT)

Scrub for Layout Optimization

Buffered

PP3V3_S0 → C2071 0.1UF 10% 16V X5R-CERM 0201

U2071 CRITICAL MC74VHC1G08 SC70-HF

PLT_RST_BUF_L → R2070 100K 5% 1/20W MF 201

PLT_RST_BUF_L → R2072 0 5% 1/20W MF 0201 → SMC_LRESET_L (OUT)

PLT_RST_BUF_L → R2088 0 5% 1/20W MF 0201 → BKLT_PLT_RST_L (OUT)

NOSTUFF R2089 0 5% 1/20W MF 0201 → CAM_PCIE_RESET_L (OUT)

PCH_TBT_PCIE_RESET_L (IN) — MAKE_BASE=TRUE — PCH_TBT_PCIE_RESET_L (OUT)

PP3V3_S5 → NOSTUFF C2030 0.1UF 10% 10V X5R-CERM 0201 (BYPASS=U2030:3mm)

PM_SLP_S4_L (IN)

CAMERA_PWR_EN_PCH (IN)

U2030 NOSTUFF CRITICAL 74LVC1G08 SOT891 08 NC

CAMERA_PWR_EN → (OUT)

R2030 0 5% 1/20W MF 0201

Power State Debug LEDs

(For development only)

PP3V3_S5 → R2094 0 5% 1/16W MF-LF 402 (PLACE_SIDE=BOTTOM) → PP3V3_S5_DBGLED (MIN_LINE_WIDTH=0.5 MM, MIN_NECK_WIDTH=0.25 MM, VOLTAGE=3.3V)

DBGLED	DBGLED	DBGLED	DBGLED	DBGLED
R2090 20K	R2091 20K	R2092 20K	R2093 20K	R2095 20K
5% 1/20W MF 201	5% 1/20W MF 201	5% 1/20W MF 201	5% 1/20W MF 201	5% 1/20W MF 201
DBGLED_S5	DBGLED_S4	DBGLED_S3	DBGLED_S0I3	DBGLED_S0
DBGLED D2090 GREEN-56MCD-2MA-2.65V LTQH9G-SM PLACE_SIDE=BOTTOM SILK_PART=S5_ON	DBGLED D2091 GREEN-56MCD-2MA-2.65V LTQH9G-SM PLACE_SIDE=BOTTOM SILK_PART=STBY_ON	DBGLED D2092 GREEN-56MCD-2MA-2.65V LTQH9G-SM PLACE_SIDE=BOTTOM SILK_PART=S3_ON	DBGLED D2093 GREEN-56MCD-2MA-2.65V LTQH9G-SM PLACE_SIDE=BOTTOM SILK_PART=S0I3_ON	DBGLED D2095 GREEN-56MCD-2MA-2.65V LTQH9G-SM PLACE_SIDE=BOTTOM SILK_PART=S0_ON
DBGLED_S4_D	DBGLED_S3_D	DBGLED_S0I3_D	DBGLED_S0_D	
DBGLED Q2090 DMN5L06VK-7 SOT563 VER 3	DBGLED Q2090 DMN5L06VK-7 SOT563 VER 3	DBGLED Q2091 DMN5L06VK-7 SOT563 VER 3	DBGLED Q2091 DMN5L06VK-7 SOT563 VER 3	

S4_PWR_EN (IN)
PM_SLP_S4_L (IN)
PM_SLP_S3_L (IN)
PM_SLP_S0_L (IN)

GreenCLK 25MHz Power

NO STUFF R2040 0 5% 1/20W MF 0201: PP3V3_S3 → PP3V3_S5RS3RS0_SYSCLKGEN

PP3V3_S5RS3RS0_SYSCLKGEN (MIN_LINE_WIDTH=0.5 MM, MIN_NECK_WIDTH=0.2 MM, VOLTAGE=3.3V, MAKE_BASE=TRUE)

NO STUFF R2041 0 5% 1/20W MF 0201: PP3V3_S0

R2041/2 should be stuffed for GreekCLK A or B depending on S2 rail

R2042 0 5% 1/20W MF 0201: PP3V3_S5

R2042 should be stuffed for GreenCLK C

Redwood Ridge JTAG Isolation

TBTLC can be on when S0 is off, and vice-versa
Isolation ensures no leakage to RR or PCH

PP3V3_TBTLC → R2061 100K 5% 1/20W MF 201 → C2060 0.1UF 20% 10V CERM 402 → R2062 100K 5% 1/20W MF 201

U2060 74LVC2G07 SOT891 (VCC, GND)

From RR: JTAG_TBT_TDO (IN) → 1A → 1Y → JTAG_ISP_TDO (OUT) → To PCH

From PCH: JTAG_TBT_TMS_PCH (IN) → 2A → 2Y → JTAG_TBT_TMS (OUT) → To RR

S0 pull-up on PCH page

NOTE: Solution shown is for LPT-LP. Other PCH's may require isolation on TCK and TDI as well for PCH glitch-prevention.

NOTE: This reference schematic assumes PCH JTAG GPIOs are only used for Thunderbolt. If other ASIC JTAG signals are wired into these GPIOs different isolation techniques will likely be necessary.

Pin N61 needs a TP for Power to perform iFDIM test
Renaming the pins N61 and P61 to remove automatic diffpari property

TP_CPU_RSVDN61 — TP_CPU_RSVDN61 (MAKE_BASE=TRUE)

TP_CPU_RSVDP61 — TP_CPU_RSVDP61 (MAKE_BASE=TRUE)

RAM Configuration Straps

Pull-downs for chip-down RAM systems

XDP_MLB_RAMCFG0 (OUT)
XDP_MLB_RAMCFG1 (OUT)
XDP_MLB_RAMCFG2 (OUT)
XDP_MLB_RAMCFG3 (OUT)

RAMCFG3:L	RAMCFG2:L	RAMCFG1:L	RAMCFG0:L
R2050 10K	R2051 10K	R2052 10K	R2053 10K
5% 1/20W MF 201	5% 1/20W MF 201	5% 1/20W MF 201	5% 1/20W MF 201

LPDDR3 Alias Support

TP_CPU_MEM_RESET_L (IN)	TP_CPU_MEM_RESET_L	MAKE_BASE=TRUE
TP_MEM_VDD_SEL_1V5_L (IN)	TP_MEM_VDD_SEL_1V5_L	MAKE_BASE=TRUE
PP0V6_S3_MEM_VREFDQ_A	PP0V6_S3_MEM_VREFDQ_A	MAKE_BASE=TRUE, VOLTAGE=0.6V
PP0V6_S3_MEM_VREFCA_A	PP0V6_S3_MEM_VREFCA_A	MAKE_BASE=TRUE, VOLTAGE=0.6V
PP0V6_S3_MEM_VREFDQ_B	PP0V6_S3_MEM_VREFDQ_B	MAKE_BASE=TRUE, VOLTAGE=0.6V
PP0V6_S3_MEM_VREFCA_B	PP0V6_S3_MEM_VREFCA_B	MAKE_BASE=TRUE, VOLTAGE=0.6V

DDC Pull-Ups

2.2k pull-ups are required by PCH to indicate active display interface.

DP++ spec violation, should remove!

PP3V3_S0

NO STUFF R2020 2.2K 5% 1/20W MF 201
R2021 2.2K 5% 1/20W MF 201
NO STUFF R2022 2.2K 5% 1/20W MF 201
R2023 2.2K 5% 1/20W MF 201

DP_TBTSNK0_DDC_CLK
DP_TBTSNK0_DDC_DATA
DP_TBTSNK1_DDC_CLK
DP_TBTSNK1_DDC_DATA

TBTSNK1_DDC is pulled-up just to indicate that DP port is used. No DDC on this port, AUX-only.

NOTE: Only DDC_DATA is sensed by PCH, so DDC_CLK pull-ups are unstuffed.

Thunderbolt Pull-up/downs

PP3V3_S0

CR: TBT_GO2SX_BIDIR, requires 100k pull-up to SUS
RR/FR: DPHDMIMUX_SEL_TBT, requires 100k pull-up to TBTLC (on TBT page)

R2015 100K 5% 1/20W MF 201

HDMITBTMUX_SEL_TBT (BI) — MAKE_BASE TRUE — HDMITBTMUX_SEL_TBT (BI)

Falcon Ridge PLUG_EVENT is active-low, always driven (pull-up)

TBT_CIO_PLUG_EVENT_L (OUT) — TRUE — TBT_CIO_PLUG_EVENT_L (IN)

Required for unused second TBT port

TBT_B_CIO_SEL (IN)
DP_TBTPB_HPD (OUT)
TBT_B_CONFIG2_RC (OUT)
TBT_B_CONFIG1_BUF (OUT)
TBT_B_LSRX

R2016 10K, R2017 10K, R2018 10K, R2019 10K, R2014 10K — 5% 1/20W MF 201

TBT Aliases

MAKE_BASE

DP_TBTSNK0_DDC_CLK (IN) — TRUE — DP_TBTSNK0_DDC_CLK (OUT)
DP_TBTSNK0_DDC_DATA (BI) — TRUE — DP_TBTSNK0_DDC_DATA (BI)

MAKE_BASE

DP_TBTSNK1_HPD (OUT) — TRUE — DP_TBTSNK1_HPD (IN)
=DP_TBTSNK1_ML_C_P<3..0> (IN) — TRUE — =DP_TBTSNK1_ML_C_P<3..0> (OUT)
=DP_TBTSNK1_ML_C_N<3..0> (IN) — TRUE — =DP_TBTSNK1_ML_C_N<3..0> (OUT)
DP_TBTSNK1_AUXCH_C_P (BI) — TRUE — DP_TBTSNK1_AUXCH_C_P (BI)
DP_TBTSNK1_AUXCH_C_N (BI) — TRUE — DP_TBTSNK1_AUXCH_C_N (BI)
DP_TBTSNK1_DDC_CLK (IN) — TRUE — DP_TBTSNK1_DDC_CLK
DP_TBTSNK1_DDC_DATA (BI) — TRUE — DP_TBTSNK1_DDC_DATA

Single-port TBT implementation does not require DDC Crossbar

XDP_JTAG_ISP_TCK (IN) — XDP_JTAG_ISP_TCK (OUT)
XDP_JTAG_ISP_TDI (IN) — XDP_JTAG_ISP_TDI (OUT)

No MAKE_BASE on TCK/TDI as these are provided on XDP page.

PP3V3_SUS

R2010 100K 5% 1/20W MF 201

PCH_SML1ALERT_L (OUT)

SYNC_MASTER=J43_MLB SYNC_DATE=01/17/2013

PAGE TITLE: Project Chipset Support

Apple Inc.

DRAWING NUMBER: <SCH_NUM> SIZE: D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 20 OF 121
SHEET: 18 OF 76

Page Notes

Power aliases required by this page:
- =PP3V3_S3_VREFMRGN
- =PPDDR_S3_MEMVREF

Signal aliases required by this page:
- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:
- DDRVREF_DAC - Stuffs DAC margining circuit.

CPU-Based Margining

FETs for CPU isolation during DAC margining

CPU_DIMMA_VREFDQ → CRITICAL Q2220 DMN5L06VK-7 SOT563 (VER 3)

CPU_DIMMB_VREFDQ → CRITICAL Q2260 DMN5L06VK-7 SOT563 (VER 3)

CPU_DIMM_VREFCA → CRITICAL Q2220 DMN5L06VK-7 SOT563 (VER 3)

CRITICAL Q2260 DMN5L06VK-7 SOT563 (VER 3)

NOTE: CPU DAC output step sizes:
DDR3 (1.5V) 7.70mV per step
DDR3L (1.35V) 6.99mV per step
LPDDR3 (1.2V) ?.??mV per step

NOTE: CPU has single output for VREFCA. Split into two signals for independent DAC margining support. When DAC margining VREFCA ensure VREFMRGN_CPU_EN is low to remove short due to CPU.

CPU_MEM_VREFDQ_A_ISOL

DDRVREF_DAC R2225 100K 1% 1/20W MF 201 — VREFMRGN_DQ_A_EN_RC

DDRVREF_DAC R2201 100K 5% 1/20W MF 201

DDRVREF_DAC C2225 0.1UF 10% 6.3V CERM-X5R 0201

CRITICAL DDRVREF_DAC Q2225 DMN5L06VK-7 SOT563 (VER 3)

Q2225 pin 6: PLACE_NEAR=Q2220.6:2.54mm

CPU_MEM_VREFDQ_B_ISOL

DDRVREF_DAC R2245 100K 1% 1/20W MF 201 — VREFMRGN_DQ_B_EN_RC

DDRVREF_DAC R2202 100K 5% 1/20W MF 201

DDRVREF_DAC C2245 0.1UF 10% 6.3V CERM-X5R 0201

CRITICAL DDRVREF_DAC Q2265 DMN5L06VK-7 SOT563 (VER 3)

Q2265 pin 6: PLACE_NEAR=Q2260.6:2.54mm

CPU_MEM_VREFCA_A_ISOL

DDRVREF_DAC R2265 100K 1% 1/20W MF 201 — VREFMRGN_CA_A_EN_RC

DDRVREF_DAC R2215 100K 5% 1/20W MF 201

DDRVREF_DAC C2265 0.1UF 10% 6.3V CERM-X5R 0201

CRITICAL DDRVREF_DAC Q2225 DMN5L06VK-7 SOT563 (VER 3)

CPU_MEM_VREFCA_B_ISOL

DDRVREF_DAC R2285 100K 1% 1/20W MF 201 — VREFMRGN_CA_B_EN_RC

DDRVREF_DAC R2207 100K 5% 1/20W MF 201

DDRVREF_DAC C2285 0.1UF 10% 6.3V CERM-X5R 0201

CRITICAL DDRVREF_DAC Q2265 DMN5L06VK-7 SOT563 (VER 3)

(All 4 R's) DDRVREF_DAC

R2226 4.02K 1% 1/20W MF 201 — VREFMRGN_DQ_A_RDIV
R2246 4.02K 1% 1/20W MF 201 — VREFMRGN_DQ_B_RDIV
R2266 4.02K 1% 1/20W MF 201 — VREFMRGN_CA_A_RDIV
R2286 4.02K 1% 1/20W MF 201 — VREFMRGN_CA_B_RDIV

R22x6 pin 2:
PLACE_NEAR=Q2225.1:2.54mm
PLACE_NEAR=Q2265.1:2.54mm
PLACE_NEAR=Q2225.4:2.54mm
PLACE_NEAR=Q2265.4:2.54mm

VRef Dividers

Always used, regardless of margining option.

PP1V2_S3 (17 20 21 22 23 42 53 62 70)

R2223 10 1% 1/20W MF 201 — PLACE_NEAR=Q2220.6:2mm
C2220 0.022UF 10% 6.3V X5R-CERM 0201 — MEM_VREFDQ_A_RC
R2221 8.2K 1% 1/20W MF 201 — PLACE_NEAR=Q2220.6:3mm
R2222 8.2K 1% 1/20W MF 201 — PLACE_NEAR=R2221.2:1mm
R2220 24.9 1% 1/20W MF 201
PP0V6_S3_MEM_VREFDQ_A (18 20 21 70) MIN_LINE_WIDTH=0.3 mm MIN_NECK_WIDTH=0.2 mm

R2243 10 1% 1/20W MF 201 — PLACE_NEAR=Q2260.6:2mm
C2240 0.022UF 10% 6.3V X5R-CERM 0201 — MEM_VREFDQ_B_RC
R2241 8.2K 1% 1/20W MF 201 — PLACE_NEAR=Q2260.6:3mm
R2242 8.2K 1% 1/20W MF 201 — PLACE_NEAR=R2241.2:1mm
R2240 24.9 1% 1/20W MF 201
PP0V6_S3_MEM_VREFDQ_B (18 22 23 70) MIN_LINE_WIDTH=0.3 mm MIN_NECK_WIDTH=0.2 mm

R2263 10 1% 1/20W MF 201 — PLACE_NEAR=Q2220.3:2mm
C2260 0.022UF 10% 6.3V X5R-CERM 0201 — MEM_VREFCA_A_RC
R2261 8.2K 1% 1/20W MF 201 — PLACE_NEAR=Q2220.3:3mm
R2262 8.2K 1% 1/20W MF 201 — PLACE_NEAR=R2261.2:1mm
R2260 24.9 1% 1/20W MF 201
PP0V6_S3_MEM_VREFCA_A (18 20 21 70) MIN_LINE_WIDTH=0.3 mm MIN_NECK_WIDTH=0.2 mm

R2283 10 1% 1/20W MF 201 — PLACE_NEAR=Q2260.3:2mm
C2280 0.022UF 10% 6.3V X5R-CERM 0201 — MEM_VREFCA_B_RC
R2281 8.2K 1% 1/20W MF 201 — PLACE_NEAR=Q2260.3:3mm
R2282 8.2K 1% 1/20W MF 201 — PLACE_NEAR=R2281.2:1mm
R2280 24.9 1% 1/20W MF 201
PP0V6_S3_MEM_VREFCA_B (18 22 23 70) MIN_LINE_WIDTH=0.3 mm MIN_NECK_WIDTH=0.2 mm

DAC-Based Margining

DAC sets voltage level, PCA9557 & FETs enable outputs and disables margining after platform reset.

OMIT

PP3V3_S3 (26 42 52 58 41 40) — R2218 SHORT NONE NONE NONE 402

PP3V3_S3_VREFMRGN_DAC MIN_LINE_WIDTH=0.3 mm MIN_NECK_WIDTH=0.2 mm VOLTAGE=3.3V

C2200 2.2UF 20% 6.3V CERM 402-LF — C2201 0.1UF 10% 6.3V CERM-X5R 0201

CRITICAL DDRVREF_DAC U2200 MSOP DAC5574 (VDD, GND)

SMBUS_PCH_CLK (56 40 19 16 14) → SCL
SMBUS_PCH_DATA (56 40 19 16 14) → SDA

Addr=0x98(WR)/0x99(RD)

VOUTA → VREFMRGN_DQ_A
VOUTB → VREFMRGN_DQ_B
VOUTC → VREFMRGN_CA_AB
VOUTD → VREFMRGN_MEMVREG

NOTE: MEMVREG and SPARE share a DAC output, cannot enable both at the same time!

DDRVREF_DAC C2202 0.1UF 10% 6.3V CERM-X5R 0201

CRITICAL DDRVREF_DAC U2201 PCA9557 QFN (OD) — VCC

R2200 100K 5% 1/20W MF 201

Addr=0x30(WR)/0x31(RD)

P0 → VREFMRGN_CPU_EN
P1 → VREFMRGN_DQ_A_EN
P2 → VREFMRGN_DQ_B_EN
P3 → VREFMRGN_CA_A_EN
P4 → VREFMRGN_CA_B_EN
P5 → VREFMRGN_MEMVREG_EN
P6 → VREFMRGN_SPARE_EN
P7 → NC

SMBUS_PCH_CLK (69 56 40 19 16 14) → SCL
SMBUS_PCH_DATA (69 56 40 19 16 14) → SDA

RESET* → PCA9557D_RESET_L (18)

THRM PAD (17) GND (40)

RST* on 'platform reset' so that system watchdog will disable margining.

NOTE: Margining will be disabled across all soft-resets and sleep/wake cycles.

PP3V3_S3 (15 18 19 33 36 40 41 58 62 64)

DDRVREF_DAC C2205 0.1UF 10% 6.3V CERM-X5R 0201

CRITICAL DDRVREF_DAC U2204 MAX4253 UCSP

VREFMRGN_MEMVREG_BUF → DDRVREF_DAC R2214 38.3K 1% 1/20W MF 201 — DDRREG_FB (OUT 53)
PLACE_NEAR=R7415.2:1mm

DDRVREF_DAC R2213 100K 5% 1/20W MF 201

CRITICAL DDRVREF_DAC U2204 MAX4253 UCSP

VREFMRGN_SPARE_BUF → DDRVREF_DAC R2217 1M 5% 1/20W MF 201

Pins B1 & B4:
CKPLUS_WAIVE=unconnected_pins

DDRVREF_DAC R2212 100K 5% 1/20W MF 201

NOTE: LPDDR3 assumes TPS51916 supply with 28.7k/57.6k divider
DDR3L assumes TPS51916 supply with 19.6k/57.6k divider

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	
DAC Channel:	A	B	C	C	D	
PCA9557D Pin:	1	2	3	4	5	
	LPDDR3 (1.2V)		DDR3L (1.35V)		LPDDR3 (1.2V)	DDR3L (1.35V)
Nominal value	0.600V (DAC: 0x2E.5)		0.675V (DAC: 0x34)		1.200V (DAC: 0x5D)	1.343V (DAC: 0x68)
Margined target:	0.300V - 0.900V (+/- 300mV)		0.337V - 1.013V (+/- 337.5mV)		0.800V - 1.600V (+/- 400mV)	0.972V - 1.714V (+/- 371mV)
DAC range:	0.000V - 1.199V (0x00 - 0x5D)		0.000V - 1.354V (0x00 - 0x69)		0.000V - 2.397V (0x00 - 0xBA)	0.000V - 2.694V (0x00 - 0xD1)
VRef current:	+73uA - -73uA (- = sourced)		+82uA - -82uA (- = sourced)		+21uA - -21uA (- = sourced)	+25uA - -25uA (- = sourced)
DAC step size:	6.36mV / step @ output		6.36mV / step @ output		4.28mV / step @ output	3.53mV / step @ output

SYNC_MASTER=J41_MLB SYNC_DATE=02/12/2013

PAGE TITLE: DDR3 VREF MARGINING

Apple Inc.

DRAWING NUMBER: <SCH_NUM> SIZE: D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 22 OF 121
SHEET: 19 OF 76

LPDDR3 CHANNEL A (0-31)





PLACEMENT_NOTE:

10uF caps are shared between DRAM.
Distribute evenly.

SYNC_MASTER=J41_MLB SYNC_DATE=02/06/2013

PAGE TITLE
LPDDR3 DRAM Channel A (0-31)

Apple Inc.

DRAWING NUMBER <SCH_NUM> SIZE D
REVISION <E4LABEL>
BRANCH <BRANCH>
PAGE 23 OF 121
SHEET 20 OF 76

LPDDR3 CHANNEL A (32-63)



PLACEMENT_NOTE:

10uF caps are shared between DRAM.
Distribute evenly.

SYNC_MASTER=J41_MLB SYNC_DATE=02/06/2013

PAGE TITLE: LPDDR3 DRAM Channel A (32-63)

Apple Inc.

DRAWING NUMBER: <SCH_NUM> SIZE: D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 24 OF 121
SHEET: 21 OF 76

LPDDR3 CHANNEL B (0-31)



SYNC_MASTER=J41_MLB SYNC_DATE=02/06/2013

PAGE TITLE: LPDDR3 DRAM Channel B (0-31)

Apple Inc.

DRAWING NUMBER: <SCH_NUM> SIZE: D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 25 OF 121

SHEET: 22 OF 76

LPDDR3 CHANNEL B (32-63)



SYNC_MASTER=J41_MLB SYNC_DATE=02/06/2013

PAGE TITLE: LPDDR3 DRAM Channel B (32-63)

Apple Inc.

DRAWING NUMBER: <SCH_NUM> SIZE: D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 26 OF 121

SHEET: 23 OF 76

Intel reccomends 55 Ohm for CMD/ADDR, 80 Ohm for CTRL/CKE, 38 Ohm for CLK

62 53 24 PP0V6_S0_DDRVTT

70 63 20	IN	MEM_A_CAA<9>	RP2701	56	4	5	5%	1/32W	4X0201-HF
70 63 20	IN	MEM_A_CAA<8>	RP2701	56	3	6	5%	1/32W	4X0201-HF
70 63 20 7	IN	MEM_A_CAA<6>	RP2701	56	2	7	5%	1/32W	4X0201-HF
70 63 20	IN	MEM_A_CAA<7>	RP2701	56	1	8	5%	1/32W	4X0201-HF
70 63 20	IN	MEM_A_CAA<5>	R2700	56	1	2	5%	1/32W	4X0201-HF
70 20 7	IN	MEM_A_CLK_P<0>	R2701	39	1	2	5%	1/20W	201 MF
70 20 7	IN	MEM_A_CLK_N<0>	R2702	39	1	2	5%	1/20W	201 MF
70 20 7	IN	MEM_A_CKE<1>	R2703	82	1	2	5%	1/20W	201 MF
70 20 7	IN	MEM_A_CKE<0>	R2704	82	1	2	5%	1/20W	201 MF
70 63 20	IN	MEM_A_CAA<4>	R2705	56	1	2	5%	1/20W	201 MF
70 63 20	IN	MEM_A_CAA<3>	R2706	56	1	2	5%	1/20W	201 MF
70 63 20	IN	MEM_A_CAA<2>	RP2703	56	4	5	5%	1/32W	4X0201-HF
70 63 20	IN	MEM_A_CAA<1>	RP2703	56	3	6	5%	1/32W	4X0201-HF
70 63 20	IN	MEM_A_CAA<0>	RP2703	56	2	7	5%	1/32W	4X0201-HF
70 63 21	IN	MEM_A_CAB<9>	R2725	56	1	2	5%	1/20W	201 MF
70 63 21	IN	MEM_A_CAB<8>	RP2707	56	4	5	5%	1/32W	4X0201-HF
70 63 21 7	IN	MEM_A_CAB<6>	RP2707	56	3	6	5%	1/32W	4X0201-HF
70 63 21	IN	MEM_A_CAB<7>	RP2707	56	2	7	5%	1/32W	4X0201-HF
70 63 21	IN	MEM_A_CAB<5>	RP2707	56	1	8	5%	1/32W	4X0201-HF
70 21 7	IN	MEM_A_CLK_P<1>	R2707	39	1	2	5%	1/20W	201 MF
70 21 7	IN	MEM_A_CLK_N<1>	R2708	39	1	2	5%	1/20W	201 MF
70 21 7	IN	MEM_A_CKE<2>	R2709	82	1	2	5%	1/20W	201 MF
70 21 7	IN	MEM_A_CKE<3>	R2720	82	1	2	5%	1/20W	201 MF
70 63 21	IN	MEM_A_CAB<4>	R2721	56	1	2	5%	1/20W	201 MF
70 63 21	IN	MEM_A_CAB<2>	RP2704	56	4	5	5%	1/32W	4X0201-HF
70 63 21	IN	MEM_A_CAB<3>	RP2704	56	3	6	5%	1/32W	4X0201-HF
70 63 21	IN	MEM_A_CAB<1>	RP2704	56	2	7	5%	1/32W	4X0201-HF
70 63 21	IN	MEM_A_CAB<0>	RP2704	56	1	8	5%	1/32W	4X0201-HF
70 21 20 7	IN	MEM_A_CS_L<0>	R2722	82	1	2	5%	1/20W	201 MF
70 21 20 7	IN	MEM_A_CS_L<1>	R2723	82	1	2	5%	1/20W	201 MF
70 63 21 20 7	IN	MEM_A_ODT<0>	R2724	82	1	2	5%	1/20W	201 MF

C2700 0.47UF 20% 4V CERM-X5R-1 201

C2701 0.47UF 20% 4V CERM-X5R-1 201

C2702 0.47UF 20% 4V CERM-X5R-1 201

C2703 0.47UF 20% 4V CERM-X5R-1 201

C2704 0.47UF 20% 4V CERM-X5R-1 201

C2705 0.47UF 20% 4V CERM-X5R-1 201

C2706 0.47UF 20% 4V CERM-X5R-1 201

C2707 0.47UF 20% 4V CERM-X5R-1 201

C2708 0.47UF 20% 4V CERM-X5R-1 201

C2709 0.47UF 20% 4V CERM-X5R-1 201

CRITICAL
C2720 22UF 20% 6.3V X5R-CERM-1 603

Spare
RP2703
56
NC 1 8 NC
5% 1/32W 4X0201-HF

PLACE_NEAR=RP2701.5:4mm

62 53 24 PP0V6_S0_DDRVTT

70 63 22	IN	MEM_B_CAA<9>	RP2712	56	4	5	5%	1/32W	4X0201-HF
70 63 22	IN	MEM_B_CAA<8>	RP2712	56	3	6	5%	1/32W	4X0201-HF
70 63 22	IN	MEM_B_CAA<7>	RP2712	56	2	7	5%	1/32W	4X0201-HF
70 63 22 7	IN	MEM_B_CAA<6>	RP2712	56	1	8	5%	1/32W	4X0201-HF
70 63 22	IN	MEM_B_CAA<5>	R2710	56	1	2	5%	1/32W	4X0201-HF
70 22 7	IN	MEM_B_CLK_P<0>	R2711	39	1	2	5%	1/20W	201 MF
70 22 7	IN	MEM_B_CLK_N<0>	R2712	39	1	2	5%	1/20W	201 MF
70 22 7	IN	MEM_B_CKE<1>	R2713	82	1	2	5%	1/20W	201 MF
70 22 7	IN	MEM_B_CKE<0>	R2714	82	1	2	5%	1/20W	201 MF
70 63 22	IN	MEM_B_CAA<4>	R2715	56	1	2	5%	1/20W	201 MF
70 63 22	IN	MEM_B_CAA<2>	R2716	56	1	2	5%	1/20W	201 MF
70 63 22	IN	MEM_B_CAA<3>	RP2713	56	4	5	5%	1/32W	4X0201-HF
70 63 22	IN	MEM_B_CAA<1>	RP2713	56	3	6	5%	1/32W	4X0201-HF
70 63 22	IN	MEM_B_CAA<0>	RP2713	56	2	7	5%	1/32W	4X0201-HF
70 63 23	IN	MEM_B_CAB<9>	R2735	56	1	2	5%	1/20W	201 MF
70 63 23	IN	MEM_B_CAB<8>	RP2717	56	4	5	5%	1/32W	4X0201-HF
70 63 23	IN	MEM_B_CAB<7>	RP2717	56	3	6	5%	1/32W	4X0201-HF
70 63 23 7	IN	MEM_B_CAB<6>	RP2717	56	2	7	5%	1/32W	4X0201-HF
70 63 23	IN	MEM_B_CAB<5>	RP2717	56	1	8	5%	1/32W	4X0201-HF
70 23 7	IN	MEM_B_CLK_N<1>	R2717	39	1	2	5%	1/32W	4X0201-HF
70 23 7	IN	MEM_B_CLK_P<1>	R2718	39	1	2	5%	1/20W	201 MF
70 23 7	IN	MEM_B_CKE<2>	R2719	82	1	2	5%	1/20W	201 MF
70 23 7	IN	MEM_B_CKE<3>	R2730	82	1	2	5%	1/20W	201 MF
70 63 23	IN	MEM_B_CAB<4>	R2731	56	1	2	5%	1/20W	201 MF
70 63 23	IN	MEM_B_CAB<2>	RP2714	56	4	5	5%	1/32W	4X0201-HF
70 63 23	IN	MEM_B_CAB<3>	RP2714	56	3	6	5%	1/32W	4X0201-HF
70 63 23	IN	MEM_B_CAB<1>	RP2714	56	2	7	5%	1/32W	4X0201-HF
70 63 23	IN	MEM_B_CAB<0>	RP2714	56	1	8	5%	1/32W	4X0201-HF
70 23 22 7	IN	MEM_B_CS_L<0>	R2732	82	1	2	5%	1/20W	201 MF
70 23 22 7	IN	MEM_B_CS_L<1>	R2733	82	1	2	5%	1/20W	201 MF
70 63 23 22 7	IN	MEM_B_ODT<0>	R2734	82	1	2	5%	1/20W	201 MF

C2710 0.47UF 20% 4V CERM-X5R-1 201

C2711 0.47UF 20% 4V CERM-X5R-1 201

C2712 0.47UF 20% 4V CERM-X5R-1 201

C2713 0.47UF 20% 4V CERM-X5R-1 201

C2714 0.47UF 20% 4V CERM-X5R-1 201

C2715 0.47UF 20% 4V CERM-X5R-1 201

C2716 0.47UF 20% 4V CERM-X5R-1 201

C2717 0.47UF 20% 4V CERM-X5R-1 201

C2718 0.47UF 20% 4V CERM-X5R-1 201

C2719 0.47UF 20% 4V CERM-X5R-1 201

CRITICAL
C2740 22UF 20% 6.3V X5R-CERM-1 603

Spare
RP2713
56
NC 1 8 NC
5% 1/32W 4X0201-HF

PLACE_NEAR=RP2714.8:4mm

SYNC_MASTER=J41_MLB SYNC_DATE=02/06/2013

PAGE TITLE
LPDDR3 DRAM Termination

Apple Inc.

DRAWING NUMBER <SCH_NUM> SIZE D
REVISION <E4LABEL>
BRANCH <BRANCH>
PAGE 27 OF 121
SHEET 24 OF 76

CRITICAL
OMIT_TABLE

U2800
FALCON-RIDGE-FR2C
FCBGA
SYM 1 OF 2

PCIE GEN2

PCIE_TBT_R2D_C_P<0>	C2800 0.1UF	PCIE_TBT_R2D_P<0>	AB9	PERP_0	
PCIE_TBT_R2D_C_N<0>	C2801 0.1UF	PCIE_TBT_R2D_N<0>	AA10	PERN_0	
PCIE_TBT_R2D_C_P<1>	C2802 0.1UF	PCIE_TBT_R2D_P<1>	AA12	PERP_1	
PCIE_TBT_R2D_C_N<1>	C2803 0.1UF	PCIE_TBT_R2D_N<1>	AB13	PERN_1	
PCIE_TBT_R2D_C_P<2>	C2804 0.1UF	PCIE_TBT_R2D_P<2>	AB15	PERP_2	
PCIE_TBT_R2D_C_N<2>	C2805 0.1UF	PCIE_TBT_R2D_N<2>	AA16	PERN_2	
PCIE_TBT_R2D_C_P<3>	C2806 0.1UF	PCIE_TBT_R2D_P<3>	AA18	PERP_3	
PCIE_TBT_R2D_C_N<3>	C2807 0.1UF	PCIE_TBT_R2D_N<3>	AB19	PERN_3	

PCH_TBT_PCIE_RESET_L	P5	PERST_OD_N	
TBT_PWR_ON_POC_RST_L	R4	PWR_ON_POC_RSTN	

PETP_0	AD5	PCIE_TBT_D2R_C_P<0>	C2840 0.1UF → PCIE_TBT_D2R_P<0>
PETN_0	AD7	PCIE_TBT_D2R_C_N<0>	C2841 0.1UF → PCIE_TBT_D2R_N<0>
PETP_1	AD9	PCIE_TBT_D2R_C_P<1>	C2842 0.1UF → PCIE_TBT_D2R_P<1>
PETN_1	AD11	PCIE_TBT_D2R_C_N<1>	C2843 0.1UF → PCIE_TBT_D2R_N<1>
PETP_2	AD13	PCIE_TBT_D2R_C_P<2>	C2844 0.1UF → PCIE_TBT_D2R_P<2>
PETN_2	AD15	PCIE_TBT_D2R_C_N<2>	C2845 0.1UF → PCIE_TBT_D2R_N<2>
PETP_3	AD17	PCIE_TBT_D2R_C_P<3>	C2846 0.1UF → PCIE_TBT_D2R_P<3>
PETN_3	AD19	PCIE_TBT_D2R_C_N<3>	C2847 0.1UF → PCIE_TBT_D2R_N<3>

MISC

RSENSE	U20	TBT_RSENSE	
RBIAS	W20	TBT_RBIAS	R2855 1K 1% 1/20W MF 201
RSVD_GND	AD1, L8		

Used for straps in host mode

GPIO_16/DEVICE_PCIE_RST_N	W6	TP_TBT_PCIE_RESET0_L
GPIO_17	AB3	TBT_DFT_STRAP_1
GPIO_18	AD3	TBT_ROM_SECURITY_XOR
GPIO_19	V1	TBT_DFT_STRAP_3

Security strap setting is XORed with bit in the flash, so the active-level depends on the code in the flash.

If strap != bit then security is enabled?

PP3V3_TBTLC

R2867 10K 5% 1/20W MF 201 — NO STUFF

R2861 10K, R2862 10K, R2863 10K — 5% 1/20W MF 201

PCIE_CLKREQ_OD_N	V3	TBT_CLKREQ_L → OUT 12

REFCLK_100_IN_P	AB21	PCIE_CLK100M_TBT_P	IN 12 69
REFCLK_100_IN_N	AD21	PCIE_CLK100M_TBT_N	IN 12 69
XTAL_25_IN	AA24	SYSCLK_CLK25M_TBT_R	69
XTAL_25_OUT	AB23	TP_TBT_XTAL25OUT	
TMU_CLK_OUT	AA4	TBT_TMU_CLK_OUT	

Divides 3.3V to 1.8V

R2895 806 1% 1/20W MF 201 — SYSCLK_CLK25M_TBT → IN 17 69

PP3V3_TBTLC (64 62 26 25 18 17)

PP3V3_S4 (38 39 38 36 33 29 27 26 25 64 62)

R2881 100K, R2880 100K, R2882 100K — 5% 1/20W MF 201

NO STUFF R2899 10K 5% 1/20W MF 201

R2896 1K 5% 1/20W MF 201

TBT_EN_CIO_PWR_L	26 25	
TBT_DDC_XBAR_EN_L	25	
HDMITBTMUX_SEL_TBT	25 18 15	
TBTDP_AUXIO_EN	28 25	
DP_TBTSRC_HPD	25	

PP3V3_TBTLC (17 18 25 26 62 64)

R2878 100K, R2879 100K — 5% 1/20W MF 201

R2832 100K, R2883 100K — 5% 1/20W MF 201

PP3V3_S4 (62 58 39 38 36 33 29 27 26 25 64)

R2884 100K — 5% 1/20W MF 201 — NO STUFF

R2885 10K, R2886 10K — NO STUFF — 5% 1/20W MF 201

TBT_BATLOW_L	27 25	
TBT_A_DP_PWRDN	28 25	
TBT_B_DP_PWRDN	25	
TBT_A_HV_EN	28 27 25	
TBT_B_HV_EN	25	

R2888 10K, R2887 10K — 5% 1/20W MF 201

MONDC0	AD23	TP_TBT_MONDC0	
MONDC1	AC24	TP_TBT_MONDC1	

OMIT R2815 NOSTUFF 0201

DEBUG: For monitoring current/voltage

MONOBSP	W18	TBT_MONOBSP
MONOBSN	W16	TBT_MONOBSN

DEBUG: For monitoring clock

THERMDA	AB7	TP_TBT_THERM_DP (Use AA8 GND ball for THERM_DN)

PP3V3_TBTLC (64 62 26 25 18 17)

R2890 3.3K, R2891 3.3K, C2890 1UF 10% 6.3V CERM 402 — BYPASS=U2890::2mm

R2892 3.3K, R2893 3.3K — 5% 1/20W MF 201

CRITICAL
OMIT_TABLE

U2890 4MBIT W25X40CLXIG USON

(TBT_SPI_MOSI)	5	DI/IO0
(TBT_SPI_CLK)	6	CLK
(TBT_SPI_CS_L)	1	CS*
TBTROM_WP_L	3	WP*
TBTROM_HOLD_L	7	HOLD*
(TBT_SPI_MISO)	2	DO/IO1
	4	GND
	8	VCC
	9	THRM_PAD

TBT_SPI_MOSI	71	AA2	EE_DI
TBT_SPI_MISO	71	Y3	EE_DO
TBT_SPI_CS_L	71	T5	EE_CS_N
TBT_SPI_CLK	71	U8	EE_CLK

R2829 10K 5% 1/20W MF 201

XDP_JTAG_ISP_TDI	18 16 15	W2	TDI
JTAG_TBT_TMS	18	AB1	TMS
XDP_JTAG_ISP_TCK	18 16 15	AA6	TCK
JTAG_TBT_TDO	18	U6	TDO
TBT_TEST_EN		R6	TEST_EN
TBT_TEST_PWR_GOOD		W8	TEST_PWR_GOOD

R2825 100 5% 1/20W MF 201

DISPLAY PORT

DPSNK0_3_P	E14	DP_TBTSNK0_ML_P<3>	67 25
DPSNK0_3_N	D13	DP_TBTSNK0_ML_N<3>	67 25
DPSNK0_2_P	E16	DP_TBTSNK0_ML_P<2>	67 25
DPSNK0_2_N	D15	DP_TBTSNK0_ML_N<2>	67 25
DPSNK0_1_P	E18	DP_TBTSNK0_ML_P<1>	67 25
DPSNK0_1_N	D17	DP_TBTSNK0_ML_N<1>	67 25
DPSNK0_0_P	E20	DP_TBTSNK0_ML_P<0>	67 25
DPSNK0_0_N	D19	DP_TBTSNK0_ML_N<0>	67 25
DPSNK0_AUX_P	G4	DP_TBTSNK0_AUXCH_P	67 25
DPSNK0_AUX_N	G2	DP_TBTSNK0_AUXCH_N	67 25
DPSNK0_HPD	AB5	DP_TBTSNK0_HPD	13 OUT
DPSNK1_3_P	E6	DP_TBTSNK1_ML_P<3>	67 25
DPSNK1_3_N	D5	DP_TBTSNK1_ML_N<3>	67 25
DPSNK1_2_P	E8	DP_TBTSNK1_ML_P<2>	67 25
DPSNK1_2_N	D7	DP_TBTSNK1_ML_N<2>	67 25
DPSNK1_1_P	E10	DP_TBTSNK1_ML_P<1>	67 25
DPSNK1_1_N	D9	DP_TBTSNK1_ML_N<1>	67 25
DPSNK1_0_P	E12	DP_TBTSNK1_ML_P<0>	67 25
DPSNK1_0_N	D11	DP_TBTSNK1_ML_N<0>	67 25
DPSNK1_AUX_P	H3	DP_TBTSNK1_AUXCH_P	67 25
DPSNK1_AUX_N	H1	DP_TBTSNK1_AUXCH_N	67 25
DPSNK1_HPD	U4	DP_TBTSNK1_HPD	18 13 OUT

R2830 100K 5% 1/20W MF 201

R2831 100K 5% 1/20W MF 201

PA_CIO0_TX_P/DPSRC_0_P	G24	TBT_A_R2D_C_P<0>	71 28 OUT
PA_CIO0_TX_N/DPSRC_0_N	E24	TBT_A_R2D_C_N<0>	71 28 OUT
PA_CIO0_RX_P	G22	TBT_A_D2R_P<0>	71 28 IN
PA_CIO0_RX_N	E22	TBT_A_D2R_N<0>	71 28 IN
PA_CONFIG1/CIO_0_LSEO	P1	TBT_A_CONFIG1_BUF	28 IN
PA_CONFIG2/CIO_0_LSOE	K5	TBT_A_CONFIG2_RC	28 IN
PA_CIO1_TX_P/DPSRC_2_P	L24	TBT_A_R2D_C_P<1>	71 28 OUT
PA_CIO1_TX_N/DPSRC_2_N	J24	TBT_A_R2D_C_N<1>	71 28 OUT
PA_CIO1_RX_P	L22	TBT_A_D2R_P<1>	71 28 IN
PA_CIO1_RX_N	J22	TBT_A_D2R_N<1>	71 28 IN
PA_LSTX/CIO_1_LSEO	N8	TBT_A_LSTX	28 OUT
PA_LSRX/CIO_1_LSOE	J6	TBT_A_LSRX	28 IN
PA_DPSRC_1_P	A16	DP_TBTPA_ML_C_P<1>	71 28 OUT
PA_DPSRC_1_N	B17	DP_TBTPA_ML_C_N<1>	71 28 OUT
PA_DPSRC_3_P	A18	DP_TBTPA_ML_C_P<3>	71 28 OUT
PA_DPSRC_3_N	B19	DP_TBTPA_ML_C_N<3>	71 28 OUT
PA_AUX_P	L4	DP_TBTPA_AUXCH_C_P	71 28 BI
PA_AUX_N	L2	DP_TBTPA_AUXCH_C_N	71 28 BI
PA_DPSRC_HPD	M3	DP_TBTPA_HPD	28 IN
GPIO_0/PA_HV_EN/BYP0	R8	TBT_A_HV_EN	28 27 25 OUT
GPIO_10/PA_CIO_SEL/BYP1	N2	TBT_A_CIO_SEL	28 OUT
GPIO_12/PA_DP_PWRDN/BYP2	P3	TBT_A_DP_PWRDN	28 25 OUT

PORTS

DPSRC_3_P	A14	TP_DP_TBTSRC_ML_CP<3>	64
DPSRC_3_N	B15	TP_DP_TBTSRC_ML_CN<3>	64
DPSRC_2_P	A12	TP_DP_TBTSRC_ML_CP<2>	64
DPSRC_2_N	B13	TP_DP_TBTSRC_ML_CN<2>	64
DPSRC_1_P	A10	NC_DP_TBTSRC_ML_CP<1>	64
DPSRC_1_N	B11	NC_DP_TBTSRC_ML_CN<1>	64
DPSRC_0_P	A8	TP_DP_TBTSRC_ML_CP<0>	64
DPSRC_0_N	B9	TP_DP_TBTSRC_ML_CN<0>	64
DPSRC_AUX_P	J4	NC_DP_TBTSRC_AUXCH_CP	64
DPSRC_AUX_N	J2	NC_DP_TBTSRC_AUXCH_CN	64
DPSRC_HPD_OD	AC2	DP_TBTSRC_HPD	25

GPIO_2/TMU_CLK_IN/AC_PRESENT	U2	TBT_GPIO2	
GPIO_3/FORCE_PWR	L6	TBT_PWR_EN	IN 15
GPIO_4/WAKE_OD_N	H5	SMC_PME_S4_DARK_L	OUT 33 37 38
GPIO_5/CIO_PLUG_EVENT_N/HV_OK_OD	Y7	TBT_CIO_PLUG_EVENT_L	OUT 15 18
GPIO_6_OD/CIO_SDA_OD	Y1	HDMITBTMUX_SEL_TBT	IN 15 18 25
GPIO_7_OD/CIO_SCL_OD	T7	TBT_GPIO7	
GPIO_8/EN_CIO_PWR_N_OD	V7	TBT_EN_CIO_PWR_L	OUT 25 26
GPIO_9/SX_CTRL_OD*	M7	TBT_BATLOW_L	IN 25 27
GPIO_14	T1	TBTDP_AUXIO_EN	OUT 25 28
GPIO_15	T3	TBT_DDC_XBAR_EN_L	OUT 25

PB_CIO2_TX_P/DPSRC_0_P	R24	NC_TBT_B_R2D_CP<0>	OUT 64
PB_CIO2_TX_N/DPSRC_0_N	N24	NC_TBT_B_R2D_CN<0>	OUT 64
PB_CIO2_RX_P	R22	NC_TBT_B_D2RP<0>	IN 64
PB_CIO2_RX_N	N22	NC_TBT_B_D2RN<0>	IN 64
PB_CONFIG1/CIO_2_LSEO	D3	TBT_B_CONFIG1_BUF	IN 18
PB_CONFIG2/CIO_2_LSOE	M1	TBT_B_CONFIG2_RC	IN 18
PB_CIO3_TX_P/DPSRC_2_P	W24	NC_TBT_B_R2D_CP<1>	OUT 64
PB_CIO3_TX_N/DPSRC_2_N	U24	NC_TBT_B_R2D_CN<1>	OUT 64
PB_CIO3_RX_P	W22	NC_TBT_B_D2RP<1>	IN 64
PB_CIO3_RX_N	U22	NC_TBT_B_D2RN<1>	IN 64
PB_LSTX/CIO_3_LSEO	M5	NC_TBT_B_LSTX	OUT 64
PB_LSRX/CIO_3_LSOE	P7	TBT_B_LSRX	IN 18
PB_DPSRC_1_P	A20	DP_TBTPB_ML_C_P<1>	OUT
PB_DPSRC_1_N	B21	DP_TBTPB_ML_C_N<1>	OUT
PB_DPSRC_3_P	A22	DP_TBTPB_ML_C_P<3>	OUT
PB_DPSRC_3_N	B23	DP_TBTPB_ML_C_N<3>	OUT
PB_AUX_P	K3	NC_DP_TBTPB_AUXCH_CP	BI 64 71
PB_AUX_N	K1	NC_DP_TBTPB_AUXCH_CN	BI 64 71
PB_DPSRC_HPD	N6	DP_TBTPB_HPD	IN 18
GPIO_1/PB_HV_EN/BYP0	F1	TBT_B_HV_EN	OUT 25
GPIO_11/PB_CIO_SEL/BYP1	R2	TBT_B_CIO_SEL	OUT 18
GPIO_13/PB_DP_PWRDN/BYP2	F3	TBT_B_DP_PWRDN	OUT 25

For unused port, pull CONFIG1, CONFIG2, LSRX, HPD and CIO_SEL low (10k). All other port signals can be NC.

SNK0 AC Coupling

DP_TBTSNK0_ML_C_P<0>	C2820 0.1UF	DP_TBTSNK0_ML_P<0>	67 5 IN → 25 67
DP_TBTSNK0_ML_C_N<0>	C2821 0.1UF	DP_TBTSNK0_ML_N<0>	67 5 IN → 25 67
DP_TBTSNK0_ML_C_P<1>	C2822 0.1UF	DP_TBTSNK0_ML_P<1>	67 5 IN → 25 67
DP_TBTSNK0_ML_C_N<1>	C2823 0.1UF	DP_TBTSNK0_ML_N<1>	67 5 IN → 25 67
DP_TBTSNK0_ML_C_P<2>	C2824 0.1UF	DP_TBTSNK0_ML_P<2>	67 5 IN → 25 67
DP_TBTSNK0_ML_C_N<2>	C2825 0.1UF	DP_TBTSNK0_ML_N<2>	67 5 IN → 25 67
DP_TBTSNK0_ML_C_P<3>	C2826 0.1UF	DP_TBTSNK0_ML_P<3>	67 5 IN → 25 67
DP_TBTSNK0_ML_C_N<3>	C2827 0.1UF	DP_TBTSNK0_ML_N<3>	67 5 IN → 25 67
DP_TBTSNK0_AUXCH_C_P	C2828 0.1UF	DP_TBTSNK0_AUXCH_P	67 13 BI → 25 67
DP_TBTSNK0_AUXCH_C_N	C2829 0.1UF	DP_TBTSNK0_AUXCH_N	67 13 BI → 25 67

SNK1 AC Coupling

DP_TBTSNK1_ML_C_P<0>	C2830 0.1UF	DP_TBTSNK1_ML_P<0>	67 18 5 IN → 25 67
DP_TBTSNK1_ML_C_N<0>	C2831 0.1UF	DP_TBTSNK1_ML_N<0>	67 18 5 IN → 25 67
DP_TBTSNK1_ML_C_P<1>	C2832 0.1UF	DP_TBTSNK1_ML_P<1>	67 18 5 IN → 25 67
DP_TBTSNK1_ML_C_N<1>	C2833 0.1UF	DP_TBTSNK1_ML_N<1>	67 18 5 IN → 25 67
DP_TBTSNK1_ML_C_P<2>	C2834 0.1UF	DP_TBTSNK1_ML_P<2>	67 18 5 IN → 25 67
DP_TBTSNK1_ML_C_N<2>	C2835 0.1UF	DP_TBTSNK1_ML_N<2>	67 18 5 IN → 25 67
DP_TBTSNK1_ML_C_P<3>	C2836 0.1UF	DP_TBTSNK1_ML_P<3>	67 18 5 IN → 25 67
DP_TBTSNK1_ML_C_N<3>	C2837 0.1UF	DP_TBTSNK1_ML_N<3>	67 18 5 IN → 25 67
DP_TBTSNK1_AUXCH_C_P	C2838 0.1UF	DP_TBTSNK1_AUXCH_P	67 18 13 BI → 25 67
DP_TBTSNK1_AUXCH_C_N	C2839 0.1UF	DP_TBTSNK1_AUXCH_N	67 18 13 BI → 25 67

NOTE: The following pins require testpoints:

0 - GPIO_13	8 - GPIO_15
1 - GPIO_1	9 - GPIO_11
2 - GPIO_2	10 - GPIO_14
3 - GPIO_3	11 - GPIO_0
4 - GPIO_5	12 - GPIO_12
5 - PCIE_RST_1_N	13 - GPIO_10
6 - PCIE_RST_2_N	14 - PB_LSTX
7 - PCIE_RST_3_N	15 - PB_LSRX

SYNC_MASTER=T29_RR SYNC_DATE=01/19/2013

PAGE TITLE: Thunderbolt Host (1 of 2)

Apple Inc.

DRAWING NUMBER: <SCH_NUM> SIZE: D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 28 OF 121
SHEET: 25 OF 76



SYNC_MASTER=T29_RR SYNC_DATE=12/17/2012

PAGE TITLE: Thunderbolt Host (2 of 2)

Apple Inc.

DRAWING NUMBER: <SCH_NUM> SIZE: D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 29 OF 121

SHEET: 26 OF 76

EDP current / power consumption figures copied from R68 schematic (Rev 2, dated October 28, 2012, not available on IBL).

Page Notes

Power aliases required by this page:
- =PPVIN_SW_TBTBST (8-13V Boost Input)
- =PP15V_TBT_REG (15V Boost Output)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

TBT 15V Boost Regulator

PPBUS_G3H
8-13V Input
Changes required
for 2S.

CRITICAL
Q3080
SI8409DB
BGA

SI8409DB:
Vds(max): -30V
Vgs(max): +/-12V
Vgs(th): -1.4V
Rds(on): 46mOhm @ 4.5V Vgs
Id(max): 3.7A @ 70C

PPVIN_S4SW_TBTBST_FET
MIN_LINE_WIDTH=0.5 mm
MIN_NECK_WIDTH=0.25 mm
Voltage not specified here, add property on another page.

R3080 470K 5% 1/20W MF 201
C3080 0.1UF 10% 25V X5R 402
R3081 150K 5% 1/20W MF 201
TBTBST_PWREN_DIV_L
TBTBST_PWREN_L
Q3005 DMN32D2LFB4 SYM_VER_2
TBT_A_HV_EN

C3090 10UF 20% 25V X5R-CERM 0603
C3091 10UF 20% 25V X5R-CERM 0603
R3091 200K 1% 1/20W MF 201 <R1>

CRITICAL
L3095
6.8UH-4.0A
PIMB062D-SM

CRITICAL
D3095
POWERDI-123
DFLS230L

PP15V_TBT
Vout = 15.1V
Max Current = 1.0A
Freq = 300KHz

TBTBST_BOOST
MIN_LINE_WIDTH=0.5 mm
MIN_NECK_WIDTH=0.25 mm
SWITCH_NODE=TRUE
DIDT=TRUE

TBTBST_SNS1
MIN_LINE_WIDTH=0.2 mm
MIN_NECK_WIDTH=0.2 mm

R3089 0 5% 1/20W MF 0201

TBTBST_SNS2
MIN_LINE_WIDTH=0.2 mm
MIN_NECK_WIDTH=0.2 mm

XW3095 SM
TBTBST_VSNS
MIN_LINE_WIDTH=0.2 mm
MIN_NECK_WIDTH=0.2 mm
PLACE_NEAR=C3095.1:2 mm

CRITICAL
U3090
LT3957
QFN

VIN, SW, EN/UVLO, INTVCC, VC, RT, SS, SYNC, SNS1, SNS2, NC, FBX, SGND, GND

TBTBST_EN_UVLO
TBTBST_INTVCC
MIN_LINE_WIDTH=0.2 mm
MIN_NECK_WIDTH=0.2 mm
TBTBST_VC
MIN_LINE_WIDTH=0.2 mm
MIN_NECK_WIDTH=0.2 mm
TBTBST_RT
TBTBST_SS
GND_TBTBST_SGND
MIN_LINE_WIDTH=0.5 mm
MIN_NECK_WIDTH=0.25 mm
VOLTAGE=0V

SGND shorted to GND inside package, no XW necessary.

C3081 2.2UF 20% 10V X5R-CERM 402
C3092 2.2UF 20% 10V X5R-CERM 402
C3087 47PF 5% 25V C0G 0201
R3093 10K 1% 1/20W MF 201
R3092 73.2K 1% 1/20W MF 201 <R2>
C3082 2.2UF 20% 10V X5R-CERM 402
TBTBST_VC_RC
C3093 3300PF 10% 10V X7R-CERM 0201
R3094 41.2K 1% 1/20W MF 201
C3094 0.33UF 10% 6.3V CERM-X5R 402

UVLO(falling) = 1.22 * (R1 + R2) / R2
UVLO(rising) = UVLO(falling) + (2uA * R1)
UVLO = 4.55V (falling), 4.95 (rising)

TBTBST_VSNS_RC
C3088 22PF 5% 50V CER-C0G 0402
NO STUFF
C3089 100PF 5% 50V CERM 402
TBTBST_FBX
MIN_LINE_WIDTH=0.2 mm
MIN_NECK_WIDTH=0.2 mm

R3090 49.9K 1% 1/16W MF-LF 402
R3095 133K 1% 1/16W MF-LF 402 <Ra>
R3096 15.8K 1% 1/16W MF-LF 402 <Rb>

Vout = 1.6V * (1 + Ra / Rb)

C3095 10UF 20% 25V X5R-CERM 0603
C3097 10UF 20% 25V X5R-CERM 0603
C3096 10UF 20% 25V X5R-CERM 0603
C3098 10UF 20% 25V X5R-CERM 0603
C3084 10UF 20% 25V X5R-CERM 0603
C3309A 10UF 20% 25V X5R-CERM 0603
C3099 0.001UF 10% 50V X7R-CERM 0402
C3085 10UF 20% 25V X5R-CERM 0603
C3309B 10UF 20% 25V X5R-CERM 0603

Q3088 DMN5L06VK-7 SOT563 VER 3
Max Vgs: 10V
R3088 330K 5% 1/20W MF 201
TBTBST_SHDN_DIV
R3087 330K 5% 1/20W MF 201
Q3088 DMN5L06VK-7 SOT563 VER 3
SMC_DELAYED_PWRGD

BATLOW# Isolation

Q3000 DMN32D2LFB4 SYM_VER_3
PP3V3_S4
Pull-up on RR page
PM_BATLOW_L
TBT_BATLOW_L
TBT_BATLOW_L (MAKE_BASE=TRUE)

SYNC_MASTER=WILL_J43	SYNC_DATE=12/17/2012
PAGE TITLE	TBT Power Support
Apple Inc.	DRAWING NUMBER <SCH_NUM> SIZE D
	REVISION <E4LABEL>
	BRANCH <BRANCH>
	PAGE 30 OF 121
	SHEET 27 OF 76

3.3V/HV Power MUX

V3P3 must be S4 to support
wake from Thunderbolt devices.

	Nominal	Min	Max
IV3P3	1100mA	1030mA	1200mA
IHVS0	890mA	830mA	930mA (assumes 15V, 12W minimum)
IHVS3	890mA	830mA	930mA (assumes 3S, 9-12.6V, 7.5-11.7W)

34 29 18 17 16 15 13 11 8 72 64 62 60 59 58 57 42 PP3V3_S5

CRITICAL
C3287 100UF 20% 6.3V POLY-TANT CASE-B2-SM
C3280 22UF 20% 6.3V XSR-CERM-1 603
C3281 0.1UF 10% 16V XSR-CERM 0201

64 62 27 PP15V_TBT
15.75V Max

C3215 4.7UF 10% 25V XSR-CERM 0603
C3210 0.1UF 10% 25V XSR 402

U3210 CD3211A1RGP QFN

19	V3P3	V3P3OUT	18
20			
6	VHV	OUT	12
7			14
16	ENHVU	FAULTZ	4
59 58 18 IN	S4_PWR_EN → 5 EN	ISET_V3P3	8
27 25 IN	TBT_A_HV_EN → 11 HV_EN	ISET_S0	10
59 57 IN	PM_SLP_S3_BUF_L → 17 S0	ISET_S3	9
	GND 1 2 3 13 15	THRM PAD	21

PP3V3_S4_TBTAPWR → 28 62
MIN_LINE_WIDTH=0.38 MM MIN_NECK_WIDTH=0.20 MM VOLTAGE=3.3V
PP3V3RHV_S4_TBTAPWR
MIN_LINE_WIDTH=0.38 MM MIN_NECK_WIDTH=0.20 MM VOLTAGE=15V

C3285 0.1UF 10% 16V XSR-CERM 0201
C3286 10UF 20% 6.3V CERM-XSR 0402
C3211 0.1UF 10% 25V XSR 402

TBTAPWRSW_ISET_V3P3
TBTAPWRSW_ISET_S0
TBTAPWRSW_ISET_S3

TBTHV:P15V
R3210 22.6K 1% 1/20W MF 201
R3211 22.6K 1% 1/20W MF 201
R3212 36.5K 1% 1/20W MF 201 <RV3P3>

12V: See below

TBTAPWRSW_ISET_S3_R
TBTAPWRSW_ISET_S0_R

R3213 22.6K 1% 1/20W MF 201 <RHVS3>
R3214 22.6K 1% 1/20W MF 201 <RHVS0>

Single-fault protection requires two R's per HV ISET_Sx with CD3210.
Single R on ISET_V3P3 OK.

ILIM = 40000 / RISET

For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3210,R3213		TBTHV:P12V
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3211,R3214		TBTHV:P12V

	Nominal	Min	Max
IHVS0/S3	1120mA	1090mA	1170mA (12W minimum)

62 28 PP3V3_S4_TBTAPWR

C3220 0.1UF 10% 16V XSR-CERM 0201

SIGNAL_MODEL=TBT_MUX
VDD
CRITICAL
U3220
CBTL05024
HVQFN24-COMBO

GND_VOID=TRUE (Both C's)

71 25 OUT TBT_A_D2R_N<1> → C3277 0.47UF 20% 4V CERM-XSR-1		71 TBT_A_D2R_C_N<1>	7 TB-
71 25 OUT TBT_A_D2R_P<1> → C3276 0.47UF 20% 4V CERM-XSR-1		71 TBT_A_D2R_C_P<1>	8 TB+
71 25 BI DP_TBTPA_AUXCH_C_N → C3230 0.1UF 10% 16V XSR-CERM 0201		71 DP_TBTPA_AUXCH_N	1 AUX-
71 25 BI DP_TBTPA_AUXCH_C_P → C3231 0.1UF 10% 16V XSR-CERM 0201		71 DP_TBTPA_AUXCH_P	2 AUX+
18 13 BI DP_TBTSNK0_DDC_DATA			4 DDC_DAT
18 13 IN DP_TBTSNK0_DDC_CLK			5 DDC_CLK
25 OUT TBT_A_CONFIG1_BUF			16 CA_DETOUT
71 25 IN DP_TBTPA_ML_C_P<1> → C3232 0.22UF 20% 6.3V XSR 0201		71 DP_TBTPA_ML_P<1>	11 DP+
71 25 IN DP_TBTPA_ML_C_N<1> → C3233 0.22UF 20% 6.3V XSR 0201		71 DP_TBTPA_ML_N<1>	10 DP-
25 IN TBT_A_LSTX			14 LSTX (IPU)
25 OUT TBT_A_LSRX			13 LSRX (IPO)
25 OUT DP_TBTPA_HPD			12 HPDOUT

		TB_ENA	15 TBT_A_CIO_SEL IN 25
		AUXIO_EN	24 TBTDP_AUXIO_EN IN 25
		DP_PD	6 TBT_A_DP_PWRDN IN 25
		(IPU) AUXIO-	23 TBT_A_D2R1_AUXDDC_N 28 71
		(IPD) AUXIO+	22 TBT_A_D2R1_AUXDDC_P 28 71
			TBT: RX_1
		CA_DET	18 TBT_A_CONFIG1_RC 28
		DPML0+	19 DP_A_LSX_ML_P<1> 28 71
		DPML0-	20 DP_A_LSX_ML_N<1> 28 71
			TBT: LSX_A_R2P/P2R (P/N)
		HPD	17 TBT_A_HPD 28

GND THMPAD

Thunderbolt Connector A

CRITICAL
L3200 FERR-120-OHM-3A 0603

C3200 0.01UF 10% 50V X7R-CERM 0402

PP3V3RHV_S4_TBTAPWR_F
MIN_LINE_WIDTH=0.38 MM MIN_NECK_WIDTH=0.20 MM VOLTAGE=15V

TBTACONN_20_RC
MIN_LINE_WIDTH=0.38 MM MIN_NECK_WIDTH=0.20 MM VOLTAGE=18V

R3201 12 5% 1/20W MF 201

C3201 0.01UF 10% 50V X7R-CERM 0402

TBTACONN_1_C
MIN_LINE_WIDTH=0.38 MM MIN_NECK_WIDTH=0.20 MM VOLTAGE=18.9V
(0-18.9V)

GND_VOID=TRUE
C3205 0.01UF 10% 25V XSR-CERM 0201

GND_VOID=TRUE (Both C's)

71 25 OUT TBT_A_D2R_P<0> → C3274 0.47UF 20% 4V CERM-XSR-1		71 TBT_A_D2R_C_P<0>	C3270 0.22UF 20% 6.3V XSR 0201 → TBT_A_R2D_C_P<0> IN 25 71
71 25 OUT TBT_A_D2R_N<0> → C3275 0.47UF 20% 4V CERM-XSR-1		71 TBT_A_D2R_C_N<0>	C3271 0.22UF 20% 6.3V XSR 0201 → TBT_A_R2D_C_N<0> IN 25 71
			TBT: TX_0
71 25 IN DP_TBTPA_ML_C_P<3> → C3278 0.22UF 20% 6.3V XSR 0201		71 DP_TBTPA_ML_P<3>	DP_A_LSX_ML_P<1> 28 71
71 25 IN DP_TBTPA_ML_C_N<3> → C3279 0.22UF 20% 6.3V XSR 0201		71 DP_TBTPA_ML_N<3>	DP_A_LSX_ML_N<1> 28 71
			TBT: LSX_R2P/P2R (P/N)
71 28 TBT_A_D2R1_AUXDDC_P			
71 28 TBT_A_D2R1_AUXDDC_N			
		71 TBT_A_R2D_P<1>	C3272 0.22UF 20% 6.3V XSR 0201 → TBT_A_R2D_C_P<1> IN 25 71
		71 TBT_A_R2D_N<1>	C3273 0.22UF 20% 6.3V XSR 0201 → TBT_A_R2D_C_N<1> IN 25 71
			TBT: TX_1

TBT Dir DP Dir

TBT: RX_0

TBT: Unused

TBT: RX_1

R3279 470K 5% 1/20W MF 201
R3278 470K 5% 1/20W MF 201

GND_VOID=TRUE
R3294 1K 5% 1/20W MF 201 NO_XNET_CONNECTION=TRUE
R3295 1K 5% 1/20W MF 201 NO_XNET_CONNECTION=TRUE

J3200
MDP-J11
F-RT-TH

CRITICAL
514-0818

2	HOT_PLUG_DETECT	GND	1
4	CONFIG1	ML_LANE0P	3
6	CONFIG2	ML_LANE0N	5
13	GND	GND	7
10	ML_LANE3P	ML_LANE1P	9
12	ML_LANE3N	ML_LANE1N	11
14	GND	GND	8
16	AUX_CHP	ML_LANE2P	15
18	AUX_CHN	ML_LANE2N	17
20	DP_PWR	RETURN	19

SHIELD PINS 28 27 26 25 24 23 22 21

28 TBT_A_HPD
28 TBT_A_CONFIG1_RC
25 OUT TBT_A_CONFIG2_RC

C3202 0.01UF 10% 16V XSR-CERM 0201

DP Source must pull down HPD input with greater than or equal to 100K (DPv1.1a).

Sink HPD range:
High: 2.0 - 5.0V
Low: 0 - 0.8V

R3252 1M 5% 1/20W MF 201
R3251 1M 5% 1/20W MF 201
C3294 330PF 10% 16V X7R 0201
C3295 330PF 10% 16V X7R 0201
R3241 100K 5% 1/20W MF 201

470k R's for ESD protection on AC-coupled signals.

SYNC_MASTER=T29_RR SYNC_DATE=10/26/2012

PAGE TITLE: Thunderbolt Connector A

Apple Inc.

DRAWING NUMBER: <SCH_NUM> SIZE: D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 32 OF 121
SHEET: 28 OF 76

3.3V WLAN Switch

Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max

Sense resistor on sensor page

PP3V3_WLAN
MIN_LINE_WIDTH=0.5 mm
MIN_NECK_WIDTH=0.2 mm
VOLTAGE=3.3V
37 38 39 41 64

PP3V3_WLAN_R
MIN_LINE_WIDTH=0.5 mm
MIN_NECK_WIDTH=0.2 mm
VOLTAGE=3.3V
41

Max Current = 2A (85C)

U3550
TPS22924
CSP
CRITICAL
A1 VOUT
B1
A2 VIN
B2 ON
C2
GND
C1

PP3V3_S5
8 11 13 15 16 17 18 28 29 34 42 57 58 59 60 62 64 74

SMC_WIFI_PWR_EN
IN 29 37 39

C3550
1.0UF
20%
6.3V
X5R
0201-1

514S0335
CRITICAL
J3501
SSD-K99
F-RT-SM1

C3521
0.1UF
10%
6.3V
CERM-X5R
0201
BYPASS=J3501:5mm

AIRPORT

		WIFI_EVENT_L	OUT 37 38 64
69 64 PCIE_AP_R2D_N	C3531 0.1UF 10% XSR-CERM 16V 0201	PCIE_AP_R2D_C_N	IN 14 69
69 64 PCIE_AP_R2D_P	C3530 0.1UF 10% XSR-CERM 16V 0201	PCIE_AP_R2D_C_P	IN 14 69
		PCIE_CLK100M_AP_N	IN 12 64 69
		PCIE_CLK100M_AP_P	IN 12 64 69
		PCIE_AP_D2R_P	OUT 14 64 69
		PCIE_AP_D2R_N	OUT 14 64 69

PP3V3_S4
25 26 27 29 33 36 38 39 58 62 64

C3532
0.1UF
10%
6.3V
CERM-X5R
0201
BYPASS=J3501:1.5mm

Supervisor & CLKREQ# Isolation

Delay = 130 ms +/- 20%

APCLKRQ:ISOL
R3553
100K
5%
1/20W
MF
201

R3554
232K
1%
1/20W
MF
201

P3V3WLAN_VMON

PP3V3_S5
8 11 13 15 16 17 18 28 29 34 42 57 58 59 60 62 64 74

C3540
0.1UF
10%
6.3V
CERM-X5R
0201

U3540
SLG4AP041V
TDFN
CRITICAL
VDD
SENSE
VREF
DLY
RESET*
MR*
EN
IN
OUT (OD)
THRM PAD
GND

R3558
0
5%
1/20W
MF
0201

64 AP_RESET_CONN_L
AP_RESET_CONN_R_L
AP_RESET_L
IN 15

SMC_WIFI_PWR_EN
IN 29 37 39

64 AP_CLKREQ_Q_L
AP_CLKREQ_R_L

R3555
100K
1%
1/20W
MF
201

APCLKRQ:BIDIR
R3557
0
5%
1/20W
MF
0201

APCLKRQ:ISOL
R3556
0
5%
1/20W
MF
0201

AP_CLKREQ_L
BI 12

NOSTUFF
R3559
0
5%
1/20W
MF
0201

PCIe Wake Muxing

60 59 58 57 13 11 10 17 16 15 74 64 62 PP3V3_S5

R3561
100K
5%
1/20W
MF
201

C3560
0.1UF
10%
6.3V
CERM-X5R
0201

U3560
NC7SB3157P6XG
SC70
VER-3
VCC
GND
S
B0
B1
A

SEL	OUTPUT
L	PCIE_WAKE_L (B0)
H	AP_S0IX_WAKE_L (B1)

AP_S0IX_WAKE_SEL
IN 15

PCIE_WAKE_L
OUT 13 31 64

AP_S0IX_WAKE_L
OUT 15

AP_PCIE_WAKE_L

NOSTUFF
R3560
0
5%
1/20W
MF
0201

36 33 29 27 26 25 24 23 18 13 PP3V3_S4

BLUETOOTH

C3510
0.1UF
10%
6.3V
CERM-X5R
0201

U3510
USB3740
DFN
CRITICAL
VDD
DP_2
DM_2
DP_1
DM_1
OE*
S
GND
DP
DM
NC

USB_BT_P
BI 14 68

USB_BT_N
BI 14 68

68 64 USB_BT_CONN_P
68 64 USB_BT_CONN_N

BT_WAKE

PM_SLP_S4_L
IN 13 18 36 37 59

SIGNAL_MODEL=BT_MUX

SEL	OUTPUT
L	BT_WAKE (1)
H	USB_BT (2)

SMC_PME_S4_WAKE_L
OUT 36 37 39

NO_XNET_CONNECTION=TRUE
Q3510
DMN32D2LFB4
DFN1006H-3
SYM_VER_2
D
G
S

R3512
15K
1%
1/20W
MF
201

SYNC_MASTER=J41_MLB
SYNC_DATE=02/06/2013

PAGE TITLE
Wireless Connector

Apple Inc.

DRAWING NUMBER <SCH_NUM>
SIZE D
REVISION <E4LABEL>
BRANCH <BRANCH>
PAGE 35 OF 121
SHEET 29 OF 76



SYNC_MASTER=J43_MLB SYNC_DATE=02/20/2013

PAGE TITLE

SSD Connector

Apple Inc.

DRAWING NUMBER <SCH_NUM> SIZE D

REVISION <E4LABEL>

BRANCH <BRANCH>

PAGE 37 OF 121

SHEET 30 OF 76







SYNC_MASTER=MASTER SYNC_DATE=07/01/2011

PAGE TITLE

SD READER CONNECTOR

Apple Inc.

DRAWING NUMBER <SCH_NUM> SIZE D

REVISION <E4LABEL>

BRANCH <BRANCH>

PAGE 44 OF 121

SHEET 33 OF 76

3.3V S3 SD Card Switch



Part	SLG5AP1438V
Type	Load Switch
R(on)	15 mOhm Typ 17 mOhm Max
Current	2.5A



SYNC_MASTER=MASTER	SYNC_DATE=10/11/2010
PAGE TITLE	SD CONTROLLER (GL3219)
Apple Inc.	DRAWING NUMBER <SCH_NUM> SIZE D
	REVISION <E4LABEL>
	BRANCH <BRANCH>
	PAGE 45 OF 121
	SHEET 34 OF 76

Right USB Port A

USB Port Power Switch



Current limit per port (R4600+R4601): 2.19A min / 2.76A max

Mojo SMC Debug Mux





SYNC_MASTER=J43_MLB SYNC_DATE=02/20/2013

PAGE TITLE: External A USB3 Connector

Apple Inc.

DRAWING NUMBER: <SCH_NUM> SIZE: D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 46 OF 121
SHEET: 35 OF 76

IPD Flex Connector



SYNC_MASTER=J43_MLB	SYNC_DATE=01/17/2013
PAGE TITLE	IPD Connector
Apple Inc.	DRAWING NUMBER <SCH_NUM> SIZE D
	REVISION <E4LABEL>
	BRANCH <BRANCH>
	PAGE 48 OF 121
	SHEET 36 OF 76



NOTE:
SMS Interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.

NOTE:
Unused pins have "SMC_Pxx" names. Unused
pins designed as outputs can be left floating,
those designated as inputs require pull-ups.



SYNC_MASTER=J41_MLB SYNC_DATE=02/06/2013

PAGE TITLE
SMC

Apple Inc.

DRAWING NUMBER <SCH_NUM> SIZE D
REVISION <E4LABEL>
BRANCH <BRANCH>
PAGE 50 OF 121
SHEET 37 OF 76

SMC Reset "Button", Supervisor & AVREF Supply



Debug Power "Buttons"



SMC Crystal Circuit

SMC USB Clock require these crystal
values:5,6,8,10,12,16,18,20,24,25 MHz











SMC12 PECI Support





SYNC_MASTER=WILL_J43 SYNC_DATE=12/17/2012

PAGE TITLE: SMC Shared Support

Apple Inc.

DRAWING NUMBER: <SCH_NUM> SIZE: D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 51 OF 121
SHEET: 38 OF 76

8	7	6	5	4	3	2	1



Top-Block Swap







SYNC_MASTER=J41_MLB SYNC_DATE=02/06/2013

PAGE TITLE: SMC Project Support

Apple Inc.

DRAWING NUMBER: <SCH_NUM> SIZE: D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 52 OF 121

SHEET: 39 OF 76

LYNX POINT LP S0 SMBus "0" Connections



LYNX POINT LP S0 "SMLink 0" Connections



LYNX POINT LP S0 "SMLink 1" Connections



SMLink 1 is slave port to

access PCH

SMC "0" SMBus S0 Connections



Pullups are on eDP connector page and gated by EDP_PANEL_PWR

(* = Multiple options)

Internal DP

	J43			J41	
	Samsung	LGD	Samsung	LGD	AUO
Analogix T-con - (Write: 0x7B/0x87 Read: 0x7C/0x8B)	N	Y	*	Y	*
Parade T-con - (0x10-0x1F or 0x30-0x3F)	Y	N	*	N	*
DVR - (Write: 0x4E Read: 0x4F)	Y	Y	*	Y	N

SMC "2" SMBus S3 Connections



SMC S0 "1" SMBus Connections



SMC "5" SMBus G3H Connections



Battery

Battery Manager - (Write: 0x16 Read: 0x17)

SMC "3" SMBus S0 Connections



SYNC_MASTER=J41_MLB SYNC_DATE=02/06/2013

PAGE TITLE

SMBus Connections

Apple Inc.

DRAWING NUMBER <SCH_NUM> SIZE D

REVISION <E4LABEL>

BRANCH <BRANCH>

PAGE 53 OF 121

SHEET 40 OF 76

IC0R : COMPUTING High Side Current Sense



IO0R : OTHER High Side Current Sense



IR0C : 3.3V S0 FET Current Sense



IS2C : 3.3V Camera Current Sense



CHARGER BMON High Side Current Sense



DC-IN (AMON) Current Sense



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
107S0248	1	RES,SENSE,0.003OHM,1W,4-TERM,1%,0612,TFT	R5480	CRITICAL	

IM3C :DDR 1V2 Current Sense (LPDDR + CPUDDR)



IAPC :AirPort Current Sense



ISDC : SSD Current Sense



IBLC : LCD Backlight Driver Input Current Sense



Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5455		CPU_HS_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5465		DRAM_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5475		AIRPORT_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5485		SSD_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5495		LCDBKLT_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5433		OTHER_HS_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5425		CAM_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5445		3V3S0_ISNS:NO

SYNC_MASTER=J41_MLB SYNC_DATE=03/28/2013

PAGE TITLE

High Side Current Sensing

Apple Inc.

DRAWING NUMBER <SCH_NUM> SIZE D

REVISION <E4LABEL>

BRANCH <BRANCH>

PAGE 54 OF 121

SHEET 41 OF 76

VP0R: PBUS Voltage Sense Enable & Filter



VD0R: DC-In Voltage Sense Enable & Filter



CPU Vcore Voltage Sense / Filter



1.05V Voltage Sense / Filter



IC1C: 1.05V S0 CURRENT SENSE / FILTER



ICS0 : CPU VCore Load Side Current Sense



IM0C : CPU DDR Current Sense



IR5C :3.3 S5 REG Current Sense



Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5541		CPUVR_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5561		P1V05_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5595		P3V3S5_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5575		CPUDDR_ISNS:NO

SYNC_MASTER=J41_MLB SYNC_DATE=03/28/2013

PAGE TITLE: Voltage & Load Side Current Sensing

Apple Inc.

DRAWING NUMBER: <SCH_NUM> SIZE: D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 55 OF 121

SHEET: 42 OF 76

ICS3 : Adjustable Gain CPU VR Current

R5821: ADDR - 0x56/0x57 (r/w)

PP3V3_S4SW_SNS → R5620 100 1% 1/16W MF-LF 402 → PP3V3_SNS_CPUVR_ADJUST_ISNS

C5620 1.0UF 20% 6.3V X5R 0201-1

MIN_LINE_WIDTH=0.5 mm
MIN_NECK_WIDTH=0.20 mm
VOLTAGE=3.3V

BYPASS=U5620.1:5:3MM

CPUVRSNS_ADDR_SEL

R5621 4.3K 5% 1/20W MF 201

U5620 PAC1921-1-AIA DFN

	VDD		
CPUVR_ISNS1_P_R (IN)	SENSE+	OUT	SMC_CPUVR_ADJUST_ISENSE_R
CPUVR_ISNS1_N_R (IN)	SENSE-	READ*/INT	SMC_CPU_DBGPWR_RD_L (IN 37)
	ADDR_SEL/GAIN_SEL	SM_CLK/INT_SEL	SMBUS_SMC_1_S0_SCL (BI 14 32 37 40 44 64 69 73)
		SM_DATA/OUT_SEL	SMBUS_SMC_1_S0_SDA (BI 14 32 37 40 44 64 69 73)
		COMM_SEL	
	GND EPAD		

PLACE_NEAR=U5540.1:5MM

PU: SMBus mode

R5625 0 5% 1/20W MF 0201 → SMC_CPUVR_ADJUST_ISENSE (OUT 37 39)

C5625 0.22UF 20% 6.3V X5R 0201 NO STUFF

PLACE_NEAR=U5000.A7:5MM

GND_SMC_AVSS (37 38 41 42 43)

ILDC :LCD Panel Current Sense / Filter

PP3V3_S4SW_SNS

PP3V3_S0SW_LCD (MIN_LINE_WIDTH=0.3 MM, MIN_NECK_WIDTH=0.2 MM, VOLTAGE=3.3V, MAKE_BASE=TRUE)

PP3V3_S0SW_LCD

R5670 0.020 0.5% 1W MF 0612-SHORT (OMIT)

ISNS_PANEL_N, ISNS_PANEL_P

U5670 INA210 SC70 CRITICAL (200V/V)

PLACE_NEAR=R5470:5mm
PANEL_ISNS:YES

C5670 0.1UF 10% 6.3V CERM-X5R 0201

ISNS_PANEL_IOUT

R5671 20K 5% 1/20W MF 201

Gain: 200x
Scale: 0.25A / V
MAX VOUT: 3V AT 0.825A
PLACEMENT_NOTES:
Place close to SMC
(For R and C)

PLACE_NEAR=U5000.C1:11mm
PANEL_ISNS:YES
R5675 4.53K 1% 1/20W MF 201 → SMC_PANEL_ISENSE (OUT 37 39)

C5675 0.22UF 20% 6.3V X5R 0201 PLACE_NEAR=U5000.C1:11mm

GND_SMC_AVSS (37 38 41 42 43)

EDP Current: 0.750 A
Max Vdiff: 15 mV

Discrete High side Current threshold

PP3V3_S0

C5613 0.1UF 10% 6.3V CERM-X5R 0201 BYPASS=U5601:3MM

R5614 294K 1% 1/16W MF-LF 402

R5615 49.9K 1% 1/16W MF-LF 402

R5616 10.2K 1% 1/16W MF-LF 402

HS_COMP_FB, HS_COMP_VREF, HS_COMP_OUT

U5611 MCP6541T SC70-5

R5619 255K 1% 1/16W MF-LF 402

C5611 0.22UF 20% 6.3V X5R 0201 NO STUFF

HS_IOT_R

C5610 0.1UF 10% 25V X5R 402 NOSTUFF

R5610 0 5% 1/20W MF 0201

R5617 0 5% 1/20W MF 0201 NOSTUFF

HS_IOT_D

D5617 RB521ES-30 0201 NOSTUFF

ISNS_HS_COMPUTING_IOUT (IN 41)

U5612 DMN32D2LFB4 DFN1006H4-3 SYM_VER_2

SMC_HS_COMP_ALERT_L (OUT 39)

Gain: 50x
Scale: 2A / V
Max VOut: 3.3V at 6.6A

Sense Pins gain stage for U5800 (EMC1704)

PP3V3_S0 → R5660 0 5% 1/20W MF 0201

C5660 0.1UF 10% 6.3V CERM-X5R 0201 PLACE_NEAR=U5660.3:5MM

PLACE_NEAR=R7150:5MM

U5660 INA211 SC70 CRITICAL (500V/V)

CKPLUS_WAIVE=NdifPr_badTerm
ISNS_HS_COMPUTING_P (IN)
CKPLUS_WAIVE=NdifPr_badTerm
ISNS_HS_COMPUTING_N (IN)

ISNS_HS_GAIN_OUT

R5665 0 5% 1/20W MF 0201

ISNS_HS_GAIN_OUT_R NO STUFF

C5665 0.22UF 20% 6.3V X5R 0201

R5663 20K 5% 1/20W MF 201

GAIN: 500X

R5666 0 5% 1/20W MF 0201 → ISNS_HS_GAIN_P (OUT 44 74)

R5662 1K 1% 1/20W MF 201 (IN) ISNS_HS_COMPUTING_P

R5667 0 5% 1/20W MF 0201 NO STUFF

R5668 0 5% 1/20W MF 0201 → ISNS_HS_GAIN_N (OUT 44 74)

R5661 27K 1% 1/20W MF 201 (IN) ISNS_HS_COMPUTING_N

R5669 0 5% 1/20W MF 0201 NO STUFF

In battery discharge scenario negative voltage will be present on IN+/- pins with INA output voltage decreasing from 3.3V with increasing discharge current.

With 100mA battery current, Will have 10.2mV difference going into sense pins of U5800.
This will set the minumum current threshold at 0.100mA

VR IMON Current Sense Filter

CPUVR_IMON (IN 51)

R5641 0 5% 1/20W MF 0201 PLACE_NEAR=U5000.B8:5MM

SMC_CPU_IMON_ISENSE (OUT 37 39)

C5641 2.2NF 10% 16V X5R-CERM 0201 NO STUFF PLACE_NEAR=U5000.B8:5MM

GND_SMC_AVSS (37 38 41 42 43)

Vref = 0.406mV Vth = 0.442 = 1A from Battery
Vtl = 0.290mv = 0.687A from battery
Hysteresis TBD based on RC value changes

BMON : Discrete BMON Current Sense / Filter

PP3V3_S0

C5603 0.1UF 10% 6.3V CERM-X5R 0201 BYPASS=U5601:3MM

R5604 100K 1% 1/16W MF-LF 402

R5606 10.2K 1% 1/16W MF-LF 402

BMON_COMP_VREF, BMON_COMP_FB, BMON_COMP_OUT

U5601 MCP6541T SC70-5

R5605 100K 1% 1/16W MF-LF 402

C5601 0.22UF 20% 6.3V X5R 0201 NO STUFF

R5609 200K 1% 1/16W MF-LF 402

U5602 DMN32D2LFB4 DFN1006H4-3 SYM_VER_2

SMC_BMON_COMP_ALERT_L (OUT 39)

BMON_IOT_R

C5600 0.1UF 10% 25V X5R 402 NOSTUFF

R5600 0 5% 1/20W MF 0201

R5607 0 5% 1/20W MF 0201 NOSTUFF

BMON_IOT_D

D5607 RB521ES-30 0201 NOSTUFF

BYPASS=U5600:3MM
C5606 0.1UF 10% 6.3V CERM-X5R 0201

CHGR_CSO_R_P/N are swapped on purpose to measure power into the system

U5600 INA213 SC70 CRITICAL (50V/V)

CKPLUS_WAIVE=NdifPr_badTerm
CHGR_CSO_R_P (IN 73 50)
CHGR_CSO_R_N (IN 73 50)
CKPLUS_WAIVE=NdifPr_badTerm

BMON_IOUT

R5601 20K 5% 1/20W MF 201

PLACE_NEAR=U5000.A3:5MM
R5608 4.53K 1% 1/20W MF 201 → SMC_BMON_DISCRETE_ISENSE (OUT 37 39)

PLACE_NEAR=U5000.A3:5MM
C5602 0.22UF 20% 6.3V X5R 0201

GND_SMC_AVSS (43 37 38 39 42)

Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5675		PANEL_ISNS:NO

SYNC MASTER=J41_MLB SYNC_DATE=03/28/2013

PAGE TITLE: Debug Sensors 1

Apple Inc.

DRAWING NUMBER: <SCH_NUM> SIZE: D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 56 OF 121
SHEET: 43 OF 76

CPU Proximity, Inlet ,DDR and BMON THR Sensor



TBT,MLB Bottom Proximity Sensors



TBT, MLBBOT and TBD Temp Sensor



SYNC_MASTER=J41_MLB SYNC_DATE=02/06/2013

PAGE TITLE

Thermal Sensors

Apple Inc.

DRAWING NUMBER <SCH_NUM> SIZE D

REVISION <E4LABEL>

BRANCH <BRANCH>

PAGE 58 OF 121

SHEET 44 OF 76

FAN CONNECTOR



SYNC_MASTER=J41_MLB SYNC_DATE=02/06/2013

PAGE TITLE

Fan

Apple Inc.

DRAWING NUMBER <SCH_NUM> SIZE D

REVISION <E4LABEL>

BRANCH <BRANCH>

PAGE 60 OF 121

SHEET 45 OF 76

SPI ROM

Quad-IO Mode (Mode 0 & 3) supported.
SPI Frequency: 50MHz for CPU, 20MHz for SMC.



NOTE: If HOLD* is asserted
ROM will ignore SPI cycles
in normal and Dual-IO modes.

Quad SPI and QPI instructions require the non-volatile Quad Enable bit (QE)
in Status Register-2 to be set. When QE=1, the /WP pin becomes IO2 and /HOLD pin becomes IO3.

SPI+SWD SAM Connector



SPI Bus Series Termination



BOM_COST_GROUP=CPU SUPPORT

SYNC_MASTER=YHARTANTO_J44 SYNC_DATE=01/09/2013

PAGE TITLE: SPI Debug Connector

Apple Inc.

DRAWING NUMBER: <SCH_NUM> SIZE: D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 61 OF 121
SHEET: 46 OF 76

SPEAKER AMPLIFIERS

APN:353S2888

SPEAKER LOWPASS 80 HZ < FC < 132 HZ

GAIN 6DB



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
132S0460	2	CAP,CER,X5R,0.1UF,10%,16V,0201,MURATA	C6410,C6411	CRITICAL	

SYNC_MASTER=J41_MLB SYNC_DATE=04/26/2013

PAGE TITLE: Audio: Speaker Amp

Apple Inc.

DRAWING NUMBER: <SCH_NUM> SIZE: D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 64 OF 121

SHEET: 47 OF 76

13" SPECIFIC

Battery Connector



SYNC_MASTER=MASTER	SYNC_DATE=MASTER
PAGE TITLE	Battery Connector
Apple Inc.	DRAWING NUMBER <SCH_NUM> SIZE D
	REVISION <E4LABEL>
	BRANCH <BRANCH>
	PAGE 69 OF 121
	SHEET 48 OF 76

MLB to LIO Power Cable Connector



SYNC_MASTER=J43_MLB SYNC_DATE=09/13/2012

PAGE TITLE: DC-In & G3H Supply

Apple Inc.

DRAWING NUMBER: <SCH_NUM> SIZE: D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 70 OF 121

SHEET: 49 OF 76





SYNC_MASTER=J43_MLB SYNC_DATE=10/09/2012

PAGE TITLE

CPU VR12.6 VCC Regulator IC

Apple Inc.

DRAWING NUMBER <SCH_NUM> SIZE D

REVISION <E4LABEL>

BRANCH <BRANCH>

PAGE 72 OF 121

SHEET 51 OF 76





SYNC_MASTER=J41_MLB								SYNC_DATE=05/21/2013	
PAGE TITLE	LPDDR3 Supply								
Apple Inc.								DRAWING NUMBER <SCH_NUM>	SIZE D
								REVISION <E4LABEL>	
								BRANCH <BRANCH>	
								PAGE 74 OF 121	
								SHEET 53 OF 76	

SKIPSEL Strap	
VREF2	Auto Skip (Higher Efficiency)
VREG3	OOA Auto Skip (Lower Efficiency)

SYNC_MASTER=J41_MLB	SYNC_DATE=09/17/2012
PAGE TITLE	5V S4RS3 / 3.3V S5 Power Supply
Apple Inc.	DRAWING NUMBER <SCH_NUM> SIZE D
	REVISION <E4LABEL>
	BRANCH <BRANCH>
	PAGE 75 OF 121
	SHEET 54 OF 76

1.05V S0 Regulator



SYNC_MASTER=J41_MLB	SYNC_DATE=05/21/2013
PAGE TITLE	1.05V S0 Power Supply
Apple Inc.	DRAWING NUMBER <SCH_NUM> SIZE D
	REVISION <E4LABEL>
	BRANCH <BRANCH>
	PAGE 76 OF 121
	SHEET 55 OF 76

PPBUS S0 LCDBkLT FET

MOSFET	FDC638APZ
CHANNEL	P-TYPE
RDS(ON)	43 mOhm @4.5V
LOADING	0.65 A (EDP)

*C7797 AND C7799 SHOULD BE PLACED IN T-BONE FOR ACOUSTICS
*PPBUS_SW_LCDBKLT_PWR_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.
*LCD_BKLT_PWM SHOULD BE AWAY FROM BOOST CIRCUIT

THERE IS A SENSE RESISTOR BETWEEN PPBUS_SW_LCDBKLT_PWR AND PPBUS_SW_BKL ON THE SENSOR PAGE

CRITICAL Q7706 FDC638APZ_SBMS001 SSOT6-HF

F7700 3AMP-32V-467 603-HF PLACE_SIDE=BOTTOM

PPBUS_G3H → PPVIN_S0SW_LCDBKLTFET (MIN_LINE_WIDTH=0.4 mm, MIN_NECK_WIDTH=0.25 mm, VOLTAGE=12.6V)

R7788 301K 1% 1/20W MF 201
C7782 0.1UF 10% 16V X7R-CERM 0402
LCDBKLT_EN_DIV_L
R7789 147K 1% 1/20W MF 201
LCDBKLT_EN_L

Q7707 DMN5L06VK-7 SOT563 VER 3
EDP_BKLT_EN → LCDBKLT_DISABLE
Q7707 DMN5L06VK-7 SOT563 VER 3
BKLT_PLT_RST_L

PPVIN_S0SW_LCDBKLT_FET

CRITICAL L7701 15UH-2.8A PIMB053T-SM
PPVIN_S0SW_LCDBKLT
CRITICAL C7712 10UF 10% 25V X5R 805 (PLACE_NEAR=L7701.1:3mm)
C7713 0.1UF 10% 25V X5R 402 (PLACE_NEAR=L7701.1:3mm)
LCDBKLT_BOOST (MIN_LINE_WIDTH=0.5 MM, MIN_NECK_WIDTH=0.150 MM, VOLTAGE=50V, SWITCH_NODE=TRUE, DIDT=TRUE)

PLACE_NEAR=L7701.2:3mm
CRITICAL D7701 SOD-123 RB160M-60G
PPHV_S0SW_LCDBKLT
C7796 220PF 10% 50V X7R-CERM 0402 (PLACE_NEAR=U7701.A5:3mm)
CRITICAL C7797 10UF 10% 50V X5R 1210-1
CRITICAL C7799 10UF 10% 50V X5R 1210-1 (PLACE_NEAR=D7701.2:5mm, PLACE_NEAR=D7701.2:3mm)

PP5V_S0
C7710 1UF 10% 25V X5R 603-1 (BYPASS=U7701.D1:5mm)
C7714 0.01UF 10% 10V X5R-CERM 0201 (BYPASS=U7701.D1:3mm)
PP3V3_S0
C7711 0.1UF 10% 6.3V CERM-X5R 0201 (BYPASS=U7701.C4:4mm)
(GND_BKL_SGND)

XW7720 SM
PPVOUT_SW_LCDBKLT_FB (VOLTAGE=50V, MIN_LINE_WIDTH=0.1 MM, MIN_NECK_WIDTH=0.1 MM, PLACE_NEAR=C7797.1:5mm)

U7701 25-BUMP-MICRO LP8559

VSYNC	D2	BKL_VSYNC_R	
FILTER	C2	BKL_FLTR	R7741 10K 5% 1/20W MF 201
ISET	B3	BKL_ISET	
FSET	B4	BKL_FSET	
SCLK	D3	BKL_SCL	R7753 0 5% 1/20W MF 0201 (SMBUS_PCH_CLK)
SDA	D4	BKL_SDA	R7757 0 5% 1/20W MF 0201 (SMBUS_PCH_DATA, Addr: 0x58(Wr)/0x59(Rd))
PWM	A4	BKL_PWM	
EN	A3	BKL_EN	R7731 200K 1% 1/20W MF 201 (PPVIN_S0SW_LCDBKLT)
FAULT	C3	BKL_FAULT	R7715 100K 1% 1/20W MF 201; TP7701 TP-P6 (PLACE_SIDE=BOTTOM)
SW_0	B1		
SW_1	B2		
FB	A5		
OUT1	E5	BKL_ISEN1	
OUT2	D5	BKL_ISEN2	
OUT3	C5	BKL_ISEN3	
OUT4	E3	BKL_ISEN4	
OUT5	E2	BKL_ISEN5	
OUT6	E1	BKL_ISEN6	
GND_S	B5		
GND_L	E4		
GND_SW	A1		
GND_SW	A2		

CRITICAL
EDP_BKLT_PWM → R7704 33 5% 1/20W MF 201 → C7704 33PF 5% 25V NP0-C0G 0201

I_LED=17.1mA
Fpwm=9.62kHz see spec for others
R7755 10K 5% 1/20W MF 201
R7714 21.5K 1% 1/20W MF 201
R7716 90.9K 1% 1/20W MF 201
GND_BKL_SGND (MIN_LINE_WIDTH=0.4 MM, MIN_NECK_WIDTH=0.2 MM, VOLTAGE=0V)
XW7710 SM
I_LED=369/Riset
(EEPROM should set EN_I_RES=1)

PLACEMENT_NOTE=Keep away from noise nodes(E4, A1, A2, B1, B2 pins)

10.2 ohm resistors for current measurement on LED strings.

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3	RES,THIN FILM,1/16W,10.2 OHM,0.1,0402,SM	R7717,R7718,R7719		BKLT:ENG
103S0198	3	RES,THIN FILM,1/16W,10.2 OHM,0.1,0402,SM	R7720,R7721,R7722		BKLT:ENG

BKLT:PROD
R7717 0 → LED_RETURN_1 (MIN_LINE_WIDTH=0.5 mm, MIN_NECK_WIDTH=0.20 mm, PLACE_NEAR=U7701.E5:10mm; 5% 1/16W MF-LF 402, MIN_LINE_WIDTH=0.5 mm, MIN_NECK_WIDTH=0.20 mm)
R7718 0 → LED_RETURN_2 (PLACE_NEAR=U7701.D5:10mm)
R7719 0 → LED_RETURN_3 (PLACE_NEAR=U7701.C5:10mm)
R7720 0 → LED_RETURN_4 (PLACE_NEAR=U7701.E3:10mm)
R7721 0 → LED_RETURN_5 (PLACE_NEAR=U7701.E2:10mm)
R7722 0 → LED_RETURN_6 (PLACE_NEAR=U7701.E1:10mm)

Keyboard Backlight Driver & Detection

PP5V_S0 (BYPASS=U7750.1:2:2 MM)
CRITICAL L7750 10UH-0.58A-0.35OHM 1098AS-SM
KBDLED_SW (MIN_LINE_WIDTH=0.3 MM, MIN_NECK_WIDTH=0.225 MM, SWITCH_NODE=TRUE, DIDT=TRUE)
C7750 1UF 10% 10V X5R 402-1
U7750 SPN035007G MLF CRITICAL
VIN, EN, SW, FB, OUT, NC, GND, THRM PAD
SMC_SYS_KBDLED
KBDLED_FB (MIN_LINE_WIDTH=0.25 MM, MIN_NECK_WIDTH=0.2 MM, VOLTAGE=40V)
KBDLED_ANODE (MIN_LINE_WIDTH=0.25 MM, MIN_NECK_WIDTH=0.2 MM, VOLTAGE=40V)
R7700 4.7 5% 1/16W MF-LF 402
C7755 0.22UF 10% 50V XSR-CERM 0603-1
C7756 0.22UF 10% 50V XSR-CERM 0603-1

Keyboard Backlight Connector

CRITICAL J7715 FF14A-4C-R11DL-B-3H F-RT-SM
NC, NC
518S0793

SYNC_MASTER=J43_MLB SYNC_DATE=09/13/2012
PAGE TITLE: LCD/KBD Backlight Driver
Apple Inc.
DRAWING NUMBER: <SCH_NUM> SIZE: D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 77 OF 121
SHEET: 56 OF 76

1.8V S3 REGULATOR



1.05V SUS LDO

Cougar Point requires JTAG pull-ups to be powered at 1.05V when SUS suspend well is active.
Pull-ups (3) must be 51 ohms to support XDP (not required in production).
70mA is required to support pull-ups. Alternative is strong voltage
dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.



1.5V S0 LDO



SYNC_MASTER=J43_MLB	SYNC_DATE=10/04/2012
PAGE TITLE: Misc Power Supplies	
Apple Inc.	DRAWING NUMBER: <SCH_NUM> SIZE: D
	REVISION: <E4LABEL>
	BRANCH: <BRANCH>
	PAGE: 78 OF 121
	SHEET: 57 OF 76

1.5V S0 Audio Switch

Loading specs per J41/43_PowerBudget_Riviera_rev0.99e



U8040

Part	TPS22924C
Type	Load Switch
R(on) @ 1.8V	19.6 mOhm Typ 21.8 mOhm Max
Current	2A Max

3.3V SUS Switch



U8020

Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max
Current	2A Max

3.3V S4 Switch



U8000

Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max
Current	2A Max

3.3V SSD Switch



U8070

Part	SLG5AP1453V
Type	Load Switch
R(on) @ 25C	7.8 mOhm Typ 8.5 mOhm Max
Current	5.3A Max

1.05V PCH HSIO Switch



U8005

Part	SLG5AP1417V
Type	Load Switch
R(on) @ 4V Vgs	9.8 mOhm Typ TBD mOhm Max
Current	6A Max

HSIO has turn-on requirement of
<0.1V/uS ramp rate and
<65uS from EN to 95% (1.05V)

3.3V S3 Switch



U8010

Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max
Current	2A Max

3.3V S0 Switch



U8030

Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max
Current	2A Max

3.3V Sensor Switch



U8050

Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max
Current	2A Max

5V S0 Switch



U8080

Part	SLG5AP1438V
Type	Load Switch
R(on)	15 mOhm Typ 17 mOhm Max
Current	2.5A



SYNC_MASTER=J41_MLB	SYNC_DATE=02/06/2013
PAGE TITLE	Power FETs
	Apple Inc.
DRAWING NUMBER	<SCH_NUM>
SIZE	D
REVISION	<E4LABEL>
BRANCH	<BRANCH>
PAGE	80 OF 121
SHEET	58 OF 76

S5 Enables



S5 Power Good



SSD Enable



Standby Enables



5V needs to be held up
so 1.05V can fall after 1.5V

S3 Enables



Mobile System Power State Table

State	SMC_ADAPTER_EN	SMC_PM_G2_ENABLE	SMC_S4_WAKESRC_EN	PM_SUS_EN	PM_SLP_S3_L	PM_SLP_S4_L	PM_SLP_S5_L
Run (S0)	X	1	1	1	1	1	1
Sleep (S3AC)	1	1	1	1	1	1	0
Sleep (S3)	0	1	1	1	1	1	0
Deep Sleep (S4AC)	1	1	1	0	0	0	0
Deep Sleep (S4)	0	1	1	0	0	0	0
Deep Sleep (S5AC)	1	1	0	0	0	0	0
Deep Sleep (S5)	0	1	0	0	0	0	0
Battery Off (S3motAC)	toggle 3Hz	0	0	0	0	0	0
Battery Off (S3mot)	1	0	0	0	0	0	0

S0 Rail PGOOD (BJT Version)



Vbe 0.7V max @ 2mA
Vce(sat) 0.1V max @ 1mA
Q1 Vth 0.7~1V @Id 250uA

1.5V Codec Enable



3.3V SUS Detect



CHGR VFRQ Generation



S0 Enables



S0 Rail PGOOD Circuitry

(ISL version used for development)

Thresholds:
VDD: 2.734V-3.010V
V2MON: 2.815V-3.099V
V3MON: 0.572V-0.630V
V4MON: 0.572V-0.630V



SUS Enables



SYNC_MASTER=J43_MLB
SYNC_DATE=09/16/2013

PAGE TITLE

Power Control

Apple Inc.

DRAWING NUMBER <SCH_NUM>
SIZE D
REVISION <E4LABEL>
BRANCH <BRANCH>
PAGE 81 OF 121
SHEET 59 OF 76



SYNC_MASTER=J43_MLB SYNC_DATE=09/11/2012

PAGE TITLE
Internal DisplayPort Connector

Apple Inc.

DRAWING NUMBER <SCH_NUM> SIZE D
REVISION <E4LABEL>
BRANCH <BRANCH>
PAGE 83 OF 121
SHEET 60 OF 76



IO Ports

SYNC_MASTER=CLEAN_J43 SYNC_DATE=11/13/2012

PAGE TITLE
Left I/O (LIO) Connector

Apple Inc.

DRAWING NUMBER <SCH_NUM> SIZE D
REVISION <E4LABEL>
BRANCH <BRANCH>
PAGE 95 OF 121
SHEET 61 OF 76



LPDDR3 Command/Address

MAKE_BASE

7	=MEM_A_A<5>	TRUE	MEM_A_CAA<0>	20 24 70
7	=MEM_A_A<9>	TRUE	MEM_A_CAA<1>	20 24 70
7	=MEM_A_A<6>	TRUE	MEM_A_CAA<2>	20 24 70
7	=MEM_A_A<8>	TRUE	MEM_A_CAA<3>	20 24 70
7	=MEM_A_A<7>	TRUE	MEM_A_CAA<4>	20 24 70
7	=MEM_A_BA<2>	TRUE	MEM_A_CAA<5>	20 24 70
70 63 24 20 7	MEM_A_CAA<6>	TRUE	MEM_A_CAA<6>	7 20 24 63 70
7	=MEM_A_A<11>	TRUE	MEM_A_CAA<7>	20 24 70
7	=MEM_A_A<15>	TRUE	MEM_A_CAA<8>	20 24 70
7	=MEM_A_A<14>	TRUE	MEM_A_CAA<9>	20 24 70
7	=MEM_A_A<13>	TRUE	MEM_A_CAB<0>	21 24 70
7	=MEM_A_CAS_L	TRUE	MEM_A_CAB<1>	21 24 70
7	=MEM_A_WE_L	TRUE	MEM_A_CAB<2>	21 24 70
7	=MEM_A_RAS_L	TRUE	MEM_A_CAB<3>	21 24 70
7	=MEM_A_BA<0>	TRUE	MEM_A_CAB<4>	21 24 70
7	=MEM_A_A<2>	TRUE	MEM_A_CAB<5>	21 24 70
70 63 24 21 7	MEM_A_CAB<6>	TRUE	MEM_A_CAB<6>	7 21 24 63 70
7	=MEM_A_A<10>	TRUE	MEM_A_CAB<7>	21 24 70
7	=MEM_A_A<1>	TRUE	MEM_A_CAB<8>	21 24 70
7	=MEM_A_A<0>	TRUE	MEM_A_CAB<9>	21 24 70
70 63 24 21 20 7	MEM_A_ODT<0>	TRUE	MEM_A_ODT<0>	7 20 21 24 63 70
63 7	TP_LPDDR3_RSVD1	TRUE	TP_LPDDR3_RSVD1	7 63
63 7	TP_LPDDR3_RSVD2	TRUE	TP_LPDDR3_RSVD2	7 63
7	=MEM_B_A<5>	TRUE	MEM_B_CAA<0>	22 24 70
7	=MEM_B_A<9>	TRUE	MEM_B_CAA<1>	22 24 70
7	=MEM_B_A<6>	TRUE	MEM_B_CAA<2>	22 24 70
7	=MEM_B_A<8>	TRUE	MEM_B_CAA<3>	22 24 70
7	=MEM_B_A<7>	TRUE	MEM_B_CAA<4>	22 24 70
7	=MEM_B_BA<2>	TRUE	MEM_B_CAA<5>	22 24 70
70 63 24 22 7	MEM_B_CAA<6>	TRUE	MEM_B_CAA<6>	7 22 24 63 70
7	=MEM_B_A<11>	TRUE	MEM_B_CAA<7>	22 24 70
7	=MEM_B_A<15>	TRUE	MEM_B_CAA<8>	22 24 70
7	=MEM_B_A<14>	TRUE	MEM_B_CAA<9>	22 24 70
7	=MEM_B_A<13>	TRUE	MEM_B_CAB<0>	23 24 70
7	=MEM_B_CAS_L	TRUE	MEM_B_CAB<1>	23 24 70
7	=MEM_B_WE_L	TRUE	MEM_B_CAB<2>	23 24 70
7	=MEM_B_RAS_L	TRUE	MEM_B_CAB<3>	23 24 70
7	=MEM_B_BA<0>	TRUE	MEM_B_CAB<4>	23 24 70
7	=MEM_B_A<2>	TRUE	MEM_B_CAB<5>	23 24 70
70 63 24 23 7	MEM_B_CAB<6>	TRUE	MEM_B_CAB<6>	7 23 24 63 70
7	=MEM_B_A<10>	TRUE	MEM_B_CAB<7>	23 24 70
7	=MEM_B_A<1>	TRUE	MEM_B_CAB<8>	23 24 70
7	=MEM_B_A<0>	TRUE	MEM_B_CAB<9>	23 24 70
70 63 24 23 22 7	MEM_B_ODT<0>	TRUE	MEM_B_ODT<0>	7 22 23 24 63 70
63 7	TP_LPDDR3_RSVD3	TRUE	TP_LPDDR3_RSVD3	7 63
63 7	TP_LPDDR3_RSVD4	TRUE	TP_LPDDR3_RSVD4	7 63

Memory Bit/Byte Swizzle

MAKE_BASE

20	=MEM_A_DQ<0>	TRUE	MEM_A_DQ<9>	7 70
20	=MEM_A_DQ<1>	TRUE	MEM_A_DQ<12>	7 70
20	=MEM_A_DQ<2>	TRUE	MEM_A_DQ<10>	7 70
20	=MEM_A_DQ<3>	TRUE	MEM_A_DQ<11>	7 70
20	=MEM_A_DQ<4>	TRUE	MEM_A_DQ<8>	7 70
20	=MEM_A_DQ<5>	TRUE	MEM_A_DQ<13>	7 70
20	=MEM_A_DQ<6>	TRUE	MEM_A_DQ<14>	7 70
20	=MEM_A_DQ<7>	TRUE	MEM_A_DQ<15>	7 70
20	=MEM_A_DQ<8>	TRUE	MEM_A_DQ<0>	7 70
20	=MEM_A_DQ<9>	TRUE	MEM_A_DQ<1>	7 70
20	=MEM_A_DQ<10>	TRUE	MEM_A_DQ<2>	7 70
20	=MEM_A_DQ<11>	TRUE	MEM_A_DQ<7>	7 70
20	=MEM_A_DQ<12>	TRUE	MEM_A_DQ<4>	7 70
20	=MEM_A_DQ<13>	TRUE	MEM_A_DQ<5>	7 70
20	=MEM_A_DQ<14>	TRUE	MEM_A_DQ<3>	7 70
20	=MEM_A_DQ<15>	TRUE	MEM_A_DQ<6>	7 70
20	=MEM_A_DQ<16>	TRUE	MEM_A_DQ<29>	7 70
20	=MEM_A_DQ<17>	TRUE	MEM_A_DQ<28>	7 70
20	=MEM_A_DQ<18>	TRUE	MEM_A_DQ<27>	7 70
20	=MEM_A_DQ<19>	TRUE	MEM_A_DQ<31>	7 70
20	=MEM_A_DQ<20>	TRUE	MEM_A_DQ<24>	7 70
20	=MEM_A_DQ<21>	TRUE	MEM_A_DQ<25>	7 70
20	=MEM_A_DQ<22>	TRUE	MEM_A_DQ<26>	7 70
20	=MEM_A_DQ<23>	TRUE	MEM_A_DQ<30>	7 70
20	=MEM_A_DQ<24>	TRUE	MEM_A_DQ<18>	7 70
20	=MEM_A_DQ<25>	TRUE	MEM_A_DQ<21>	7 70
20	=MEM_A_DQ<26>	TRUE	MEM_A_DQ<16>	7 70
20	=MEM_A_DQ<27>	TRUE	MEM_A_DQ<23>	7 70
20	=MEM_A_DQ<28>	TRUE	MEM_A_DQ<20>	7 70
20	=MEM_A_DQ<29>	TRUE	MEM_A_DQ<19>	7 70
20	=MEM_A_DQ<30>	TRUE	MEM_A_DQ<22>	7 70
20	=MEM_A_DQ<31>	TRUE	MEM_A_DQ<17>	7 70
21	=MEM_A_DQ<32>	TRUE	MEM_A_DQ<41>	7 70
21	=MEM_A_DQ<33>	TRUE	MEM_A_DQ<44>	7 70
21	=MEM_A_DQ<34>	TRUE	MEM_A_DQ<46>	7 70
21	=MEM_A_DQ<35>	TRUE	MEM_A_DQ<47>	7 70
21	=MEM_A_DQ<36>	TRUE	MEM_A_DQ<40>	7 70
21	=MEM_A_DQ<37>	TRUE	MEM_A_DQ<45>	7 70
21	=MEM_A_DQ<38>	TRUE	MEM_A_DQ<42>	7 70
21	=MEM_A_DQ<39>	TRUE	MEM_A_DQ<43>	7 70
21	=MEM_A_DQ<40>	TRUE	MEM_A_DQ<36>	7 70
21	=MEM_A_DQ<41>	TRUE	MEM_A_DQ<37>	7 70
21	=MEM_A_DQ<42>	TRUE	MEM_A_DQ<34>	7 70
21	=MEM_A_DQ<43>	TRUE	MEM_A_DQ<39>	7 70
21	=MEM_A_DQ<44>	TRUE	MEM_A_DQ<32>	7 70
70 63 21 7	MEM_A_DQ<33>	TRUE	MEM_A_DQ<33>	7 21 63 70
21	=MEM_A_DQ<46>	TRUE	MEM_A_DQ<35>	7 70
21	=MEM_A_DQ<47>	TRUE	MEM_A_DQ<38>	7 70
21	=MEM_A_DQ<48>	TRUE	MEM_A_DQ<52>	7 70
21	=MEM_A_DQ<49>	TRUE	MEM_A_DQ<51>	7 70
21	=MEM_A_DQ<50>	TRUE	MEM_A_DQ<48>	7 70
21	=MEM_A_DQ<51>	TRUE	MEM_A_DQ<49>	7 70
21	=MEM_A_DQ<52>	TRUE	MEM_A_DQ<53>	7 70
21	=MEM_A_DQ<53>	TRUE	MEM_A_DQ<50>	7 70
21	=MEM_A_DQ<54>	TRUE	MEM_A_DQ<54>	7 70
21	=MEM_A_DQ<55>	TRUE	MEM_A_DQ<55>	7 70
21	=MEM_A_DQ<56>	TRUE	MEM_A_DQ<58>	7 70
21	=MEM_A_DQ<57>	TRUE	MEM_A_DQ<62>	7 70
21	=MEM_A_DQ<58>	TRUE	MEM_A_DQ<60>	7 70
21	=MEM_A_DQ<59>	TRUE	MEM_A_DQ<61>	7 70
21	=MEM_A_DQ<60>	TRUE	MEM_A_DQ<59>	7 70
21	=MEM_A_DQ<61>	TRUE	MEM_A_DQ<63>	7 70
21	=MEM_A_DQ<62>	TRUE	MEM_A_DQ<57>	7 70
21	=MEM_A_DQ<63>	TRUE	MEM_A_DQ<56>	7 70
20	=MEM_A_DQS_P<0>	TRUE	MEM_A_DQS_P<1>	7 70
20	=MEM_A_DQS_N<0>	TRUE	MEM_A_DQS_N<1>	7 70
20	=MEM_A_DQS_P<1>	TRUE	MEM_A_DQS_P<0>	7 70
20	=MEM_A_DQS_N<1>	TRUE	MEM_A_DQS_N<0>	7 70
20	=MEM_A_DQS_P<2>	TRUE	MEM_A_DQS_P<3>	7 70
20	=MEM_A_DQS_N<2>	TRUE	MEM_A_DQS_N<3>	7 70
20	=MEM_A_DQS_P<3>	TRUE	MEM_A_DQS_P<2>	7 70
20	=MEM_A_DQS_N<3>	TRUE	MEM_A_DQS_N<2>	7 70
21	=MEM_A_DQS_P<4>	TRUE	MEM_A_DQS_P<5>	7 70
21	=MEM_A_DQS_N<4>	TRUE	MEM_A_DQS_N<5>	7 70
21	=MEM_A_DQS_P<5>	TRUE	MEM_A_DQS_P<4>	7 70
21	=MEM_A_DQS_N<5>	TRUE	MEM_A_DQS_N<4>	7 70
70 63 21 7	MEM_A_DQS_P<6>	TRUE	MEM_A_DQS_P<6>	7 21 63 70
70 63 21 7	MEM_A_DQS_N<6>	TRUE	MEM_A_DQS_N<6>	7 21 63 70
21	=MEM_A_DQS_P<7>	TRUE	MEM_A_DQS_P<7>	7 70
21	=MEM_A_DQS_N<7>	TRUE	MEM_A_DQS_N<7>	7 70

MAKE_BASE

22	=MEM_B_DQ<0>	TRUE	MEM_B_DQ<12>	7 70
22	=MEM_B_DQ<1>	TRUE	MEM_B_DQ<9>	7 70
22	=MEM_B_DQ<2>	TRUE	MEM_B_DQ<10>	7 70
22	=MEM_B_DQ<3>	TRUE	MEM_B_DQ<11>	7 70
22	=MEM_B_DQ<4>	TRUE	MEM_B_DQ<13>	7 70
22	=MEM_B_DQ<5>	TRUE	MEM_B_DQ<8>	7 70
22	=MEM_B_DQ<6>	TRUE	MEM_B_DQ<14>	7 70
22	=MEM_B_DQ<7>	TRUE	MEM_B_DQ<15>	7 70
22	=MEM_B_DQ<8>	TRUE	MEM_B_DQ<0>	7 70
22	=MEM_B_DQ<9>	TRUE	MEM_B_DQ<1>	7 70
22	=MEM_B_DQ<10>	TRUE	MEM_B_DQ<2>	7 70
22	=MEM_B_DQ<11>	TRUE	MEM_B_DQ<7>	7 70
22	=MEM_B_DQ<12>	TRUE	MEM_B_DQ<4>	7 70
22	=MEM_B_DQ<13>	TRUE	MEM_B_DQ<5>	7 70
22	=MEM_B_DQ<14>	TRUE	MEM_B_DQ<6>	7 70
22	=MEM_B_DQ<15>	TRUE	MEM_B_DQ<3>	7 70
22	=MEM_B_DQ<16>	TRUE	MEM_B_DQ<28>	7 70
22	=MEM_B_DQ<17>	TRUE	MEM_B_DQ<29>	7 70
22	=MEM_B_DQ<18>	TRUE	MEM_B_DQ<30>	7 70
22	=MEM_B_DQ<19>	TRUE	MEM_B_DQ<27>	7 70
22	=MEM_B_DQ<20>	TRUE	MEM_B_DQ<24>	7 70
22	=MEM_B_DQ<21>	TRUE	MEM_B_DQ<25>	7 70
22	=MEM_B_DQ<22>	TRUE	MEM_B_DQ<31>	7 70
22	=MEM_B_DQ<23>	TRUE	MEM_B_DQ<26>	7 70
22	=MEM_B_DQ<24>	TRUE	MEM_B_DQ<20>	7 70
22	=MEM_B_DQ<25>	TRUE	MEM_B_DQ<16>	7 70
22	=MEM_B_DQ<26>	TRUE	MEM_B_DQ<23>	7 70
22	=MEM_B_DQ<27>	TRUE	MEM_B_DQ<22>	7 70
22	=MEM_B_DQ<28>	TRUE	MEM_B_DQ<21>	7 70
22	=MEM_B_DQ<29>	TRUE	MEM_B_DQ<17>	7 70
22	=MEM_B_DQ<30>	TRUE	MEM_B_DQ<18>	7 70
22	=MEM_B_DQ<31>	TRUE	MEM_B_DQ<19>	7 70
23	=MEM_B_DQ<32>	TRUE	MEM_B_DQ<44>	7 70
23	=MEM_B_DQ<33>	TRUE	MEM_B_DQ<41>	7 70
23	=MEM_B_DQ<34>	TRUE	MEM_B_DQ<42>	7 70
23	=MEM_B_DQ<35>	TRUE	MEM_B_DQ<43>	7 70
23	=MEM_B_DQ<36>	TRUE	MEM_B_DQ<45>	7 70
23	=MEM_B_DQ<37>	TRUE	MEM_B_DQ<40>	7 70
23	=MEM_B_DQ<38>	TRUE	MEM_B_DQ<46>	7 70
23	=MEM_B_DQ<39>	TRUE	MEM_B_DQ<47>	7 70
70 63 23 7	MEM_B_DQ<32>	TRUE	MEM_B_DQ<32>	7 23 63 70
23	=MEM_B_DQ<41>	TRUE	MEM_B_DQ<33>	7 70
23	=MEM_B_DQ<42>	TRUE	MEM_B_DQ<34>	7 70
23	=MEM_B_DQ<43>	TRUE	MEM_B_DQ<39>	7 70
23	=MEM_B_DQ<44>	TRUE	MEM_B_DQ<36>	7 70
23	=MEM_B_DQ<45>	TRUE	MEM_B_DQ<37>	7 70
23	=MEM_B_DQ<46>	TRUE	MEM_B_DQ<38>	7 70
23	=MEM_B_DQ<47>	TRUE	MEM_B_DQ<35>	7 70
23	=MEM_B_DQ<48>	TRUE	MEM_B_DQ<57>	7 70
23	=MEM_B_DQ<49>	TRUE	MEM_B_DQ<56>	7 70
23	=MEM_B_DQ<50>	TRUE	MEM_B_DQ<60>	7 70
23	=MEM_B_DQ<51>	TRUE	MEM_B_DQ<59>	7 70
23	=MEM_B_DQ<52>	TRUE	MEM_B_DQ<63>	7 70
23	=MEM_B_DQ<53>	TRUE	MEM_B_DQ<62>	7 70
23	=MEM_B_DQ<54>	TRUE	MEM_B_DQ<58>	7 70
23	=MEM_B_DQ<55>	TRUE	MEM_B_DQ<61>	7 70
23	=MEM_B_DQ<56>	TRUE	MEM_B_DQ<49>	7 70
23	=MEM_B_DQ<57>	TRUE	MEM_B_DQ<51>	7 70
23	=MEM_B_DQ<58>	TRUE	MEM_B_DQ<48>	7 70
23	=MEM_B_DQ<59>	TRUE	MEM_B_DQ<53>	7 70
23	=MEM_B_DQ<60>	TRUE	MEM_B_DQ<52>	7 70
23	=MEM_B_DQ<61>	TRUE	MEM_B_DQ<55>	7 70
23	=MEM_B_DQ<62>	TRUE	MEM_B_DQ<50>	7 70
23	=MEM_B_DQ<63>	TRUE	MEM_B_DQ<54>	7 70
22	=MEM_B_DQS_P<0>	TRUE	MEM_B_DQS_P<1>	7 70
22	=MEM_B_DQS_N<0>	TRUE	MEM_B_DQS_N<1>	7 70
22	=MEM_B_DQS_P<1>	TRUE	MEM_B_DQS_P<0>	7 70
22	=MEM_B_DQS_N<1>	TRUE	MEM_B_DQS_N<0>	7 70
22	=MEM_B_DQS_P<2>	TRUE	MEM_B_DQS_P<3>	7 70
22	=MEM_B_DQS_N<2>	TRUE	MEM_B_DQS_N<3>	7 70
22	=MEM_B_DQS_P<3>	TRUE	MEM_B_DQS_P<2>	7 70
22	=MEM_B_DQS_N<3>	TRUE	MEM_B_DQS_N<2>	7 70
23	=MEM_B_DQS_P<4>	TRUE	MEM_B_DQS_P<5>	7 70
23	=MEM_B_DQS_N<4>	TRUE	MEM_B_DQS_N<5>	7 70
23	=MEM_B_DQS_P<5>	TRUE	MEM_B_DQS_P<4>	7 70
23	=MEM_B_DQS_N<5>	TRUE	MEM_B_DQS_N<4>	7 70
23	=MEM_B_DQS_P<6>	TRUE	MEM_B_DQS_P<7>	7 70
23	=MEM_B_DQS_N<6>	TRUE	MEM_B_DQS_N<7>	7 70
70 63 23 7	MEM_B_DQS_P<6>	TRUE	MEM_B_DQS_P<6>	7 23 63 70
70 63 23 7	MEM_B_DQS_N<6>	TRUE	MEM_B_DQS_N<6>	7 23 63 70

SYNC_MASTER=J41_MLB SYNC_DATE=08/30/2012

PAGE TITLE: Signal Aliases

Apple Inc.

DRAWING NUMBER: <SCH_NUM> SIZE: D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 102 OF 121

SHEET: 63 OF 76

Functional Test Points

J3501: AirPort / BT Connector

FUNC_TEST

TRUE	PP3V3_WLAN	(Need 6 TPs)	29 37 38 39 41
TRUE	WIFI_EVENT_L		29 37 38
TRUE	PCIE_AP_R2D_N		29 69
TRUE	PCIE_AP_R2D_P		29 69
TRUE	PCIE_CLK100M_AP_N		12 29 69
TRUE	PCIE_CLK100M_AP_P		12 29 69
TRUE	PCIE_AP_D2R_P		14 29 69
TRUE	PCIE_AP_D2R_N		14 29 69
TRUE	PCIE_WAKE_L		13 29 31
TRUE	AP_RESET_CONN_L		29
TRUE	AP_CLKREQ_O_L		29
TRUE	USB_BT_CONN_P		29 68
TRUE	USB_BT_CONN_N		29 68
TRUE	PP3V3_S4		25 26 27 29 33 36 38 39 58 62 64

(Need to add 8 GND TPs)

J3700: SSD Connector

FUNC_TEST

TRUE	PP3V3_S0SW_SSD_FLT	(Need 5 TPs)	30
TRUE	PCIE_SSD_R2D_N<3..0>		30 67
TRUE	PCIE_SSD_R2D_P<3..0>		30 67
TRUE	PP3V3_S0		42 43 44 45 56 59 61 62 64 65 74
TRUE	SSD_RESET_CONN_L		30
TRUE	SSD_CLKREQ_CONN_L		30
TRUE	SMC_OOB1_R2D_CONN_L		30
TRUE	SMC_OOB1_D2R_CONN_L		30
TRUE	SSD_PCIE_SEL_L		30
TRUE	SSD_SR_EN_L		15 30
TRUE	SMC_PWRFAIL_WARN_L		30 37
TRUE	SSD_PWR_EN		15 30 58 59
TRUE	PCIE_SSD_D2R_N<3..0>		12 30 67
TRUE	PCIE_SSD_D2R_P<3..0>		12 30 67
TRUE	PCIE_CLK100M_SSD_N		12 30 67
TRUE	PCIE_CLK100M_SSD_P		12 30 67

(Need to add 6 GND TPS)

J4002: Camera Connector

FUNC_TEST

TRUE	MIPI_CLK_CONN_N		32 72
TRUE	MIPI_CLK_CONN_P		32 72
TRUE	CAM_SENSOR_WAKE_L_CONN		32
TRUE	MIPI_DATA_CONN_N		32 72
TRUE	MIPI_DATA_CONN_P		32 72
TRUE	SMBUS_SMC_1_S0_SDA		14 32 37 40 43 44 69 73
TRUE	SMBUS_SMC_1_S0_SCL		14 32 37 40 43 44 69 73
TRUE	I2C_CAM_SCK		31 32
TRUE	I2C_CAM_SDA		31 32
TRUE	PP5V_S3RS0_ALSCAM_F	(Need TBD TPs)	32

(Need to add TBD GND TPs)

J6100: LPC+SPI Connector

FUNC_TEST

TRUE	SPI_ALT_IO2_WP_L	46
TRUE	SPI_ALT_IO3_HOLD_L	46
TRUE	LPC_AD<3..0>	14 37 69
TRUE	SPI_ALT_IO0_MOSI	46
TRUE	XDP_LPCPLUS_GPIO	15 16
TRUE	LPCPLUS_RESET_L	69
TRUE	SMC_TDO	37 38
TRUE	TP_SMC_TRST_L	
TRUE	TP_SMC_MD1	
TRUE	SMC_TX_L	37 38
TRUE	SPI_ALT_IO1_MISO	46
TRUE	LPC_FRAME_L	14 37 69
TRUE	SPIROM_USE_MLB	15 46
TRUE	PM_CLKRUN_L	13 37
TRUE	SPI_ALT_CLK	46
TRUE	SPI_ALT_CS_L	46
TRUE	LPC_SERIRQ	15 37
TRUE	LPC_PWRDWN_L	13 37
TRUE	SMC_TDI	37 38
TRUE	SMC_TCK	37 38 46
TRUE	SMC_RESET_L	37 38 46 50
TRUE	SMC_ROMBOOT	
TRUE	SMC_RX_L	37 38
TRUE	SMC_TMS	37 38 46

(Need to add 6 GND TPs)

J6000: Fan Connector

FUNC_TEST

TRUE	PP5V_S0		16 17 32 45 51 52 56 58 59 61 62
TRUE	FAN_RT_TACH		45
TRUE	FAN_RT_PWM		45

(Need to add 1 GND TP)

J4800: IPD Flex Connector

FUNC_TEST

TRUE	SMC_LID		36 37 38 61 65
TRUE	TPAD_SPI_MISO_R		36
TRUE	USB_TPAD_P		14 36 68
TRUE	USB_TPAD_N		14 36 68
TRUE	TPAD_SPI_CLK_R		36
TRUE	TPAD_WAKE_L		36
TRUE	TPAD_SPI_MOSI_R		36
TRUE	PP3V3_S4_IPD		36
TRUE	TPAD_SPI_CS_R_L		36
TRUE	TPAD_SPI_IF_EN_CONN		36
TRUE	TPAD_SPI_INT_S4_WAKE_L_CONN		36
TRUE	PP5V_S4_IPD		36
TRUE	TPAD_USB_IF_EN_CONN		36
TRUE	SMBUS_SMC_3_SDA		36 37 40 44 73
TRUE	SMBUS_SMC_3_SCL		36 37 40 44 73
TRUE	SMC_LSOC_RST_L		36 38
TRUE	PP3V42_G3H		17 30 35 36 37 38 40 46 49 50 59 61 62 64 65
TRUE	SMC_ONOFF_L		36 37 38

(Need to add 5 GND TPs)

J7000: DC-In Connector

FUNC_TEST

TRUE	PPDCIN_G3H	(Need 4 TPs)	49 50 62 64
TRUE	PP5V_S4RS3	(Need 3 TPs)	32 35 47 49 54 55 58 62

(Need to add 5 GND TPs)

J6404: Speaker Connector

FUNC_TEST

TRUE	SPKRAMP_ROUT_P	47 74
TRUE	SPKRAMP_ROUT_N	47 74

(Need to add 3 GND TPs)

J6950: Battery Connector

FUNC_TEST

TRUE	PPVBAT_G3H_CONN	(Need 4 TPs)	48 50
TRUE	SMBUS_SMC_5_G3_SCL		37 40 48 50 73
TRUE	SMBUS_SMC_5_G3_SDA		37 40 48 50 73
TRUE	SYS_DETECT_L		48

(Need to add 4 GND TPs near J7050 and 1 for shield)

J8300: Internal DP Connector

FUNC_TEST

TRUE	PPHV_S0SW_LCDBKLT	(Need 2 TPs)	56 60 62
TRUE	LED_RETURN_6		56 60
TRUE	LED_RETURN_5		56 60
TRUE	LED_RETURN_4		56 60
TRUE	LED_RETURN_3		56 60
TRUE	LED_RETURN_2		56 60
TRUE	LED_RETURN_1		56 60
TRUE	DP_INT_HPD_CONN		60
TRUE	I2C_TCON_SDA_R		60
TRUE	I2C_TCON_SCL_R		60
TRUE	PP3V3_S0SW_LCD_UF	(Need 2 TPs)	60
TRUE	DP_INT_AUX_CH_C_N		60 67
TRUE	DP_INT_AUX_CH_C_P		60 67
TRUE	DP_INT_ML_P<0>		60 67
TRUE	DP_INT_ML_N<0>		60 67

(Need to add 5 GND TPs)

J7715: KB BKLT Connector

FUNC_TEST

TRUE	KBDLED_ANODE	56
TRUE	KBDLED_FB	56

(Need to add 2 GND TPs)

J1800: XDP Connector

(Only a subset are needed for FCT HVM test fixture)

FUNC_TEST

TP76	TRUE	XDP_CPU_TCK	6 16 67
TP77	TRUE	XDP_PCH_TCK	12 16 69
TP78	TRUE	XDP_CPU_TDI	6 16 67
TP79	TRUE	XDP_CPU_TDO	6 16 67
TP80	TRUE	XDP_CPUPCH_TRST_L	6 12 16 67
TP81	TRUE	XDP_CPU_TMS	6 16 67
TP82	TRUE	XDP_PCH_TMS	12 16 69
TP83	TRUE	XDP_PCH_TDI	12 16 69
TP84	TRUE	XDP_PCH_TDO	12 16 69
TP85	TRUE	XDP_CPU_PREQ_L	6 16 67
TP86	TRUE	XDP_CPU_PRDY_L	6 16 67
TP87	TRUE	XDP_CPU_VCCST_PWRGD	16
TP88	TRUE	PM_RSMRST_L	13 59
TP89	TRUE	XDP_SYS_PWROK	16
TP90	TRUE	PM_SYSRST_L	13 17 37
TP91	TRUE	CPU_CFG<3>	6 16 67
TP92	TRUE	PP1V05_S0	6 9 11 15 16 17 38 42 51 55 58 59 62 64

(Need to add 2 GND TPs)

TP93 TRUE GND

Misc Voltages & Control Signals

FUNC_TEST

TRUE	PPBUS_G3H	27 41 42 49 50 56 62
TRUE	PPVIN_SW_TBTBST	62
TRUE	PPBUS_S5_HS_COMPUTING_ISNS	41 51 52 53 55 62
TRUE	PPDCIN_G3H	49 50 62 64
TRUE	PP3V42_G3H	17 30 35 36 37 38 40 46 49 50 59 61 62 64 65
TRUE	PPVRTC_G3H	8 12 13 17 62
TRUE	PP3V3_S5	8 11 13 15 16 17 18 28 29 34 42 57 58 59 60 62 74
TRUE	PP3V3_SUS	8 11 14 18 46 57 58 59 62
TRUE	PP3V3_S3	15 18 19 33 36 40 41 58 62
TRUE	PP3V3_S0	62 64 65 74
TRUE	PP3V3_S0SW_SSD	6 12 13 15 16 17 18 26 30 36 38 39 40 41 42 43 44 45 56 59 61
TRUE	PP1V5_S0	30 41 62
TRUE	PP1V05_S0	8 57 58 59 62
TRUE	PP15V_TBT	6 9 11 15 16 17 38 42 51 55 58 59 62 64
TRUE	PP3V3_TBTLC	27 28 62
TRUE	PP1V05_TBT	17 18 25 26 62
TRUE	PPVCC_S0_CPU	26
TRUE	PP1V05_TBTCIO	8 10 42 52 62
TRUE	PPBUS_S5_HS_OTHER_ISNS	26 62
TRUE	PPDCIN_G3H_ISOL	41 54 62
TRUE	PP3V3_S4	42 49 50 62

(Need to add 27 GND TPs)

25 26 27 29 33 36 38 39 58 62 64

NO_TEST Nets

NO_TEST
MAKE_BASE

64	NC_PCIE_CLK100M_SDP	TRUE	TRUE	NC_PCIE_CLK100M_SDP	64	CPU/PCH
64	NC_PCIE_CLK100M_SDN	TRUE	TRUE	NC_PCIE_CLK100M_SDN	64	
64 12	NC_PCIE_CLK100M_FWP	TRUE	TRUE	NC_PCIE_CLK100M_FWP	12 64	
64 12	NC_PCIE_CLK100M_FWN	TRUE	TRUE	NC_PCIE_CLK100M_FWN	12 64	
64 14	NC_PCIE_FW_D2RP	TRUE	TRUE	NC_PCIE_FW_D2RP	14 64	
64 14	NC_PCIE_FW_D2RN	TRUE	TRUE	NC_PCIE_FW_D2RN	14 64	
64 14	NC_PCIE_FW_R2D_CP	TRUE	TRUE	NC_PCIE_FW_R2D_CP	14 64	
64 14	NC_PCIE_FW_R2D_CN	TRUE	TRUE	NC_PCIE_FW_R2D_CN	14 64	
64 14	NC_USB_IRP	TRUE	TRUE	NC_USB_IRP	14 64	
64 14	NC_USB_IRN	TRUE	TRUE	NC_USB_IRN	14 64	
64 14	NC_USB_CAMERAP	TRUE	TRUE	NC_USB_CAMERAP	14 64	
64 14	NC_USB_CAMERAN	TRUE	TRUE	NC_USB_CAMERAN	14 64	
64 14	NC_USB_SDP	TRUE	TRUE	NC_USB_SDP	14 64	
64 14	NC_USB_SDN	TRUE	TRUE	NC_USB_SDN	14 64	
67	DP_INT_ML_C_P<3..1>	TRUE	TRUE	NC_INT_ML_CP<3..1>	5	
67	DP_INT_ML_C_N<3..1>	TRUE	TRUE	NC_INT_ML_CN<3..1>	5	
64 12	NC_HDA_SDIN1	TRUE	TRUE	NC_HDA_SDIN1	12 64	
64 13	NC_PCI_PME_L	TRUE	TRUE	NC_PCI_PME_L	13 64	
64 14	NC_CLINK_CLK	TRUE	TRUE	NC_CLINK_CLK	14 64	
64 14	NC_CLINK_DATA	TRUE	TRUE	NC_CLINK_DATA	14 64	
64 14	NC_CLINK_RESET_L	TRUE	TRUE	NC_CLINK_RESET_L	14 64	
64 37	NC_SMC_SYS_LED	TRUE	TRUE	NC_SMC_SYS_LED	37 64	SMC
64	NC_IR_RX_OUT_RC	TRUE	TRUE	NC_IR_RX_OUT_RC	64	
64	NC_USB_SMCP	TRUE	TRUE	NC_USB_SMCP	64	
64	NC_USB_SMCN	TRUE	TRUE	NC_USB_SMCN	64	
64 37	NC_SMC_GFX_OVERTEMP	TRUE	TRUE	NC_SMC_GFX_OVERTEMP	37 64	
64 37	NC_SMC_GFX_THROTTLE_L	TRUE	TRUE	NC_SMC_GFX_THROTTLE_L	37 64	
64 37	NC_SMC_FAN_1_CTL	TRUE	TRUE	NC_SMC_FAN_1_CTL	37 64	
64 37	NC_SMC_FAN_1_TACH	TRUE	TRUE	NC_SMC_FAN_1_TACH	37 64	
64 37	NC_SMC_FAN_5_CTL	TRUE	TRUE	NC_SMC_FAN_5_CTL	37 64	
64	NC_ENET_ASF_GPIO	TRUE	TRUE	NC_ENET_ASF_GPIO	64	
64	NC_SMC_MPM5_LED_PWR	TRUE	TRUE	NC_SMC_MPM5_LED_PWR	64	
64	NC_SMC_MPM5_LED_CHG	TRUE	TRUE	NC_SMC_MPM5_LED_CHG	64	
64 37	NC_SMC_T25_EN_L	TRUE	TRUE	NC_SMC_T25_EN_L	37 64	
64 37	NC_SMC_DP_HPD_L	TRUE	TRUE	NC_SMC_DP_HPD_L	37 64	
64 37	NC_SMBUS_SMC_4_ASF_SCL	TRUE	TRUE	NC_SMBUS_SMC_4_ASF_SCL	37 64	
64 37	NC_SMBUS_SMC_4_ASF_SDA	TRUE	TRUE	NC_SMBUS_SMC_4_ASF_SDA	37 64	
64 37	NC_BDV_BKL_PWM	TRUE	TRUE	NC_BDV_BKL_PWM	37 64	
71	TBT_B_R2D_C_P<1..0>	TRUE	TRUE	NC_TBT_B_R2D_CP<1..0>	25	TBT
71	TBT_B_R2D_C_N<1..0>	TRUE	TRUE	NC_TBT_B_R2D_CN<1..0>	25	
71	TBT_B_D2R_P<1..0>	TRUE	TRUE	NC_TBT_B_D2RP<1..0>	25	
71	TBT_B_D2R_N<1..0>	TRUE	TRUE	NC_TBT_B_D2RN<1..0>	25	
64 25	NC_TBT_B_LSTX	TRUE	TRUE	NC_TBT_B_LSTX	25 64	
71 64	NC_DP_TBTPB_ML_CP<3..1:2>	TRUE	TRUE	NC_DP_TBTPB_ML_CP<3..1:2>	64 71	
71 64	NC_DP_TBTPB_ML_CN<3..1:2>	TRUE	TRUE	NC_DP_TBTPB_ML_CN<3..1:2>	64 71	
71 64 25	NC_DP_TBTPB_AUXCH_CP	TRUE	TRUE	NC_DP_TBTPB_AUXCH_CP	25 64 71	
71 64 25	NC_DP_TBTPB_AUXCH_CN	TRUE	TRUE	NC_DP_TBTPB_AUXCH_CN	25 64 71	
25	TP_DP_TBTSRC_ML_CP<3>	TRUE	TRUE	NC_DP_TBTSRC_ML_CP<3>		
25	TP_DP_TBTSRC_ML_CN<3>	TRUE	TRUE	NC_DP_TBTSRC_ML_CN<3>		
25	TP_DP_TBTSRC_ML_CP<2>	TRUE	TRUE	NC_DP_TBTSRC_ML_CP<2>		
25	TP_DP_TBTSRC_ML_CN<2>	TRUE	TRUE	NC_DP_TBTSRC_ML_CN<2>		
64 25	NC_DP_TBTSRC_ML_CP<1>	TRUE	TRUE	NC_DP_TBTSRC_ML_CP<1>	25 64	
64 25	NC_DP_TBTSRC_ML_CN<1>	TRUE	TRUE	NC_DP_TBTSRC_ML_CN<1>	25 64	
25	TP_DP_TBTSRC_ML_CP<0>	TRUE	TRUE	NC_DP_TBTSRC_ML_CP<0>		
25	TP_DP_TBTSRC_ML_CN<0>	TRUE	TRUE	NC_DP_TBTSRC_ML_CN<0>		
64 25	NC_DP_TBTSRC_AUXCH_CP	TRUE	TRUE	NC_DP_TBTSRC_AUXCH_CP	25 64	
64 25	NC_DP_TBTSRC_AUXCH_CN	TRUE	TRUE	NC_DP_TBTSRC_AUXCH_CN	25 64	

Unused nets with offpage

(Nets with offpages not used on this project)

PCH_BT_UART_D2R	15
PCH_BT_UART_R2D	15
PCH_BT_UART_RTS_L	15
PCH_BT_UART_CTS_L	15
AUD_SPI_CS_L	15
AUD_SPI_CLK	15
AUD_SPI_MISO	15
AUD_SPI_MOSI	15
HDMITBTMUX_LATCH	13
HDD_PWR_EN	15
WOL_EN	14
BT_PWRRST_L	15
HDMITBTMUX_FLAG	13
FW_PWR_EN	
FW_PME_L	
ENET_MEDIA_SENSE	15
LCD_PSR_EN	15
LCD_IRQ_L	15
ODD_PWR_EN_L	13
ENET_LOW_PWR	13
AUD_IP_PERIPHERAL_DET	
AUD_I2C_INT_L	
AP_PCIE_DEV_WAKE	13

SYNC_MASTER=WILL_J43 SYNC_DATE=12/17/2012

PAGE TITLE: Func Test / No Test

Apple Inc.

DRAWING NUMBER: <SCH_NUM> SIZE: D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 104 OF 121
SHEET: 64 OF 76

Functional Test Points

J9500: LIO Connector

FUNC_TEST		
TRUE	PP3V42_G3H	17 30 35 36 37 38 40 46 49 50
TRUE	PP3V3_S0	62 64 74 59 61 63 66
TRUE	PP1V5_S0SW_AUDIO	9 11 12 13 15 17 18 26 30 36 38 39 40 41 42 43 44 45 56 59 61
TRUE	SYS_ONEWIRE	37 61
TRUE	SMC_BC_ACOK	37 38 50 61
TRUE	USB_PWR_EN	35 59 61
TRUE	SMBUS_SMC_2_S3_SDA	37 40 61 73
TRUE	SMBUS_SMC_2_S3_SCL	37 40 61 73
TRUE	SPKRAMP_SHDN_L	47 61
TRUE	FINSTACKSNS_ALERT_L	39 61
TRUE	SPKRAMP_INR_N	47 61 74
TRUE	SPKRAMP_INR_P	47 61 74
TRUE	USB_EXTB_N	14 61 68
TRUE	USB_EXTB_P	14 61 68
TRUE	PP5V_S0_ALT_AUD_LDO_EN	61
TRUE	SMC_LID	36 37 38 61 64
TRUE	HDA_SDOUT	12 61 69
TRUE	HDA_BIT_CLK	12 61 69
TRUE	HDA_SDIN0	12 61 69
TRUE	XDP_USB_EXTB_OC_L	14 16 61
TRUE	HDA_RST_L	12 61 69
TRUE	HDA_SYNC	12 61 69
TRUE	USB3_EXTB_D2R_RC_P	61 65 68
TRUE	USB3_EXTB_D2R_RC_N	61 65 68
TRUE	USB3_EXTB_R2D_P	61 65 68
TRUE	USB3_EXTB_R2D_N	61 65 68
TRUE	AUD_PWR_EN	13 59 61

(Need to add 5 GND TPs)

SD Card Aliases

		MAKE_BASE		
68 65 34 14	USB3_SD_D2R_P	TRUE	USB3_SD_D2R_P	14 34 65 68
68 65 34 14	USB3_SD_D2R_N	TRUE	USB3_SD_D2R_N	14 34 65 68
68 65 34 14	USB3_SD_R2D_C_P	TRUE	USB3_SD_R2D_C_P	14 34 65 68
68 65 34 14	USB3_SD_R2D_C_N	TRUE	USB3_SD_R2D_C_N	14 34 65 68
65 39 37 34 15	PP3V3_S0SW_SD		PP3V3_S0SW_SD	15 34 37 39 65

(MAKE_BASE=TRUE on page 45)

Bead Probes

68 61 14	USB3_EXTB_D2R_N	BEAD-PROBE	BPA511
68 61 14	USB3_EXTB_D2R_P	BEAD-PROBE	BPA510
68 65 61	USB3_EXTB_D2R_RC_N	BEAD-PROBE	BPA520
68 65 61	USB3_EXTB_D2R_RC_P	BEAD-PROBE	BPA521
68 61 14	USB3_EXTB_R2D_C_N	BEAD-PROBE	BPA513
68 61 14	USB3_EXTB_R2D_C_P	BEAD-PROBE	BPA512
68 65 61	USB3_EXTB_R2D_N	BEAD-PROBE	BPA523
68 65 61	USB3_EXTB_R2D_P	BEAD-PROBE	BPA522

SYNC_MASTER=J41_MLB SYNC_DATE=09/13/2012

PAGE TITLE: Project FCT/NC/Aliases

Apple Inc.

DRAWING NUMBER: <SCH_NUM> SIZE: D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 105 OF 121

SHEET: 65 OF 76

J41/J43 Board-Specific Spacing & Physical Constraints

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL or MM)	ALLEGRO VERSION
TOP,ISL2,ISL3,ISL4,ISL5,ISL6,ISL7,ISL8,ISL9,ISL10,ISL11,BOTTOM	NO_TYPE,BGA,MEM_TERM	MM	16.2

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	TOP,BOTTOM	Y	=50_OHM_SE	=50_OHM_SE			
DEFAULT	ISL2,ISL11	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	ISL3,ISL10	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	ISL4,ISL9	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	*	N	100 MM	100 MM	10 MM	0 MM	0 MM
STANDARD	*	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT

Single-ended Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP,BOTTOM	Y	0.310 MM	0.310 MM			
27P4_OHM_SE	ISL2,ISL11	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	ISL3,ISL10	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	ISL4,ISL9	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
35_OHM_SE	TOP,BOTTOM	Y	0.195 MM	0.195 MM			
35_OHM_SE	ISL2,ISL11	Y	0.125 MM	0.125 MM			
35_OHM_SE	ISL3,ISL10	Y	0.125 MM	0.125 MM			
35_OHM_SE	ISL4,ISL9	Y	0.125 MM	0.125 MM			
35_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP,BOTTOM	Y	0.170 MM	0.170 MM			
40_OHM_SE	ISL2,ISL11	Y	0.096 MM	0.096 MM			
40_OHM_SE	ISL3,ISL10	Y	0.096 MM	0.096 MM			
40_OHM_SE	ISL4,ISL9	Y	0.099 MM	0.099 MM			
40_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP,BOTTOM	Y	0.135 MM	0.135 MM			
45_OHM_SE	ISL2,ISL11	Y	0.075 MM	0.075 MM			
45_OHM_SE	ISL3,ISL10	Y	0.075 MM	0.075 MM			
45_OHM_SE	ISL4,ISL9	Y	0.080 MM	0.080 MM			
45_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP,BOTTOM	Y	0.110 MM	0.110 MM			
50_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP,BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Differential Pair Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	TOP,BOTTOM	Y	0.165 MM	0.165 MM		0.110 MM	0.110 MM
70_OHM_DIFF	ISL2,ISL11	Y	0.105 MM	0.105 MM		0.100 MM	0.100 MM
70_OHM_DIFF	ISL3,ISL10	Y	0.105 MM	0.105 MM		0.100 MM	0.100 MM
70_OHM_DIFF	ISL4,ISL9	Y	0.110 MM	0.110MM		0.095 MM	0.095 MM
70_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	TOP,BOTTOM	Y	0.132 MM	0.132 MM		0.130 MM	0.130 MM
80_OHM_DIFF	ISL2,ISL11	Y	0.081 MM	0.081 MM		0.115 MM	0.115 MM
80_OHM_DIFF	ISL3,ISL10	Y	0.081 MM	0.081 MM		0.115 MM	0.115 MM
80_OHM_DIFF	ISL4,ISL9	Y	0.088 MM	0.088 MM		0.110 MM	0.110 MM
80_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	TOP,BOTTOM	Y	0.115 MM	0.115 MM		0.200 MM	0.200 MM
90_OHM_DIFF	ISL2,ISL11	Y	0.070 MM	0.070 MM		0.180 MM	0.180 MM
90_OHM_DIFF	ISL3,ISL10	Y	0.070 MM	0.070 MM		0.180 MM	0.180 MM
90_OHM_DIFF	ISL4,ISL9	Y	0.076 MM	0.076 MM		0.180 MM	0.180 MM
90_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Spacing Constraints

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.100 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1x_DIELECTRIC	TOP,BOTTOM	0.071 MM	?
1x_DIELECTRIC	ISL3,ISL10	0.053 MM	?
1x_DIELECTRIC	ISL4,ISL9	0.050 MM	?
1x_DIELECTRIC	*	0.090 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P075MM	*	0.075 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P075MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
*	BGA	P070MM_BGA

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
P070MM_BGA	*			0.070 MM	5 MM		0.075 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
73_OHM_DIFF	TOP,BOTTOM	Y	0.165 MM	0.165 MM		0.150 MM	0.150 MM
73_OHM_DIFF	ISL2,ISL11	Y	0.106 MM	0.106 MM		0.150 MM	0.150 MM
73_OHM_DIFF	ISL3,ISL10	Y	0.106 MM	0.106 MM		0.150 MM	0.150 MM
73_OHM_DIFF	ISL4,ISL9	Y	0.110 MM	0.110 MM		0.150 MM	0.150 MM
73_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	TOP,BOTTOM	Y	0.120 MM	0.120 MM		0.150 MM	0.150 MM
85_OHM_DIFF	ISL2,ISL11	Y	0.078 MM	0.078 MM		0.160 MM	0.160 MM
85_OHM_DIFF	ISL3,ISL10	Y	0.078 MM	0.078 MM		0.160 MM	0.160 MM
85_OHM_DIFF	ISL4,ISL9	Y	0.082 MM	0.082 MM		0.140 MM	0.140 MM
85_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

SYNC MASTER=CONSTRAINTS SYNC DATE=10/24/2012

PAGE TITLE: PCB Rule Definitions

Apple Inc.

DRAWING NUMBER: <SCH_NUM> SIZE: D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 110 OF 121

SHEET: 66 OF 76

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	0.100 MM	0.100 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_AGTL	*	=STANDARD	?

Note: CPU_8MIL and CPU_ITP can be converted back to TABLE_SPACING_RULE once rdar://10308147 is resolved

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_8MIL	*	*	CPU_8MIL_2ANY

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_8MIL_2ANY	*	8 MIL	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_ITP	*	*	CPU_ITP_2ANY

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_ITP_2ANY	*	=4x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	CPU_COMP	*	CPU_COMP_2SELF
CPU_COMP	*	*	CPU_COMP_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_COMP_2SELF	TOP,BOTTOM	=6x_DIELECTRIC	?
CPU_COMP_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_COMP_2SELF	*	=4x_DIELECTRIC	?
CPU_COMP_2OTHER	*	=6x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_VCCSENSE	CPU_VCCSENSE	*	CPU_VCCSENSE_2SELF
CPU_VCCSENSE	*	*	CPU_VCCSENSE_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_VCCSENSE_2SELF	TOP,BOTTOM	=6x_DIELECTRIC	?
CPU_VCCSENSE_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_VCCSENSE_2SELF	*	=4x_DIELECTRIC	?
CPU_VCCSENSE_2OTHER	*	=6x_DIELECTRIC	?

PCI-Express Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
CLK_PCIE_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

PCIE Clock Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	CLK_PCIE	*	CLK_PCIE_2SELF
CLK_PCIE	*	*	CLK_PCIE_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCIE_2SELF	TOP,BOTTOM	=6x_DIELECTRIC	?
CLK_PCIE_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCIE_2SELF	*	=4x_DIELECTRIC	?
CLK_PCIE_2OTHER	*	=6x_DIELECTRIC	?

CPU PCIE Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_CPU_TX	PCIE_CPU_TX	*	PCIE_TX2TX
PCIE_CPU_RX	PCIE_CPU_RX	*	PCIE_RX2RX
PCIE_CPU_TX	*_CPU_TX	*	PCIE_TX2OTHERTX
PCIE_CPU_RX	*_CPU_RX	*	PCIE_RX2OTHERRX
PCIE_CPU_TX	*_CPU_RX	*	PCIE_TX2RX
PCIE_CPU_RX	*_CPU_TX	*	PCIE_RX2TX
PCIE_CPU_TX	*_TX	*	PCIE_2OTHERHS
PCIE_CPU_RX	*_TX	*	PCIE_2OTHERHS
PCIE_CPU_TX	*_RX	*	PCIE_2OTHERHS
PCIE_CPU_RX	*_RX	*	PCIE_2OTHERHS
PCIE_CPU_TX	*	*	PCIE_2OTHER
PCIE_CPU_RX	*	*	PCIE_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_TX2TX	TOP,BOTTOM	=5x_DIELECTRIC	?
PCIE_RX2RX	TOP,BOTTOM	=5x_DIELECTRIC	?
PCIE_TX2OTHERTX	TOP,BOTTOM	=5x_DIELECTRIC	?
PCIE_RX2OTHERRX	TOP,BOTTOM	=5x_DIELECTRIC	?
PCIE_TX2RX	TOP,BOTTOM	=7x_DIELECTRIC	?
PCIE_RX2TX	TOP,BOTTOM	=7x_DIELECTRIC	?
PCIE_2OTHERHS	TOP,BOTTOM	=6x_DIELECTRIC	?
PCIE_2OTHER	TOP,BOTTOM	=5x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_TX2TX	*	=2.5x_DIELECTRIC	?
PCIE_RX2RX	*	=2.5x_DIELECTRIC	?
PCIE_TX2OTHERTX	*	=4x_DIELECTRIC	?
PCIE_RX2OTHERRX	*	=4x_DIELECTRIC	?
PCIE_TX2RX	*	=6x_DIELECTRIC	?
PCIE_RX2TX	*	=6x_DIELECTRIC	?
PCIE_2OTHERHS	*	=4x_DIELECTRIC	?
PCIE_2OTHER	*	=3x_DIELECTRIC	?

PCH PCIE Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_PCH_TX	PCIE_PCH_TX	*	PCIE_TX2TX
PCIE_PCH_RX	PCIE_PCH_RX	*	PCIE_RX2RX
PCIE_PCH_TX	*_PCH_TX	*	PCIE_TX2OTHERTX
PCIE_PCH_RX	*_PCH_RX	*	PCIE_RX2OTHERRX
PCIE_PCH_TX	*_PCH_RX	*	PCIE_TX2RX
PCIE_PCH_RX	*_PCH_TX	*	PCIE_RX2TX
PCIE_PCH_TX	*_TX	*	PCIE_2OTHERHS
PCIE_PCH_RX	*_TX	*	PCIE_2OTHERHS
PCIE_PCH_TX	*_RX	*	PCIE_2OTHERHS
PCIE_PCH_RX	*_RX	*	PCIE_2OTHERHS
PCIE_PCH_TX	*	*	PCIE_2OTHER
PCIE_PCH_RX	*	*	PCIE_2OTHER

SOURCE: 471984_Chief_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

Note: DisplayPort tables are on Page 113

CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE PHYSICAL	NET_TYPE SPACING		
CPU_PECI	CPU_45S	CPU_COMP	CPU_PECI	6 38
PM_SYNC	CPU_45S	CPU_AGTL	PM_SYNC	
PM_MEM_PWRGD	CPU_45S	CPU_AGTL	PM_MEM_PWRGD	
	CPU_45S	CPU_ITP	XDP_DBRESET_L	16 17
	CPU_45S	CPU_ITP	XDP_CPU_PRDY_L	6 16 64
	CPU_45S	CPU_ITP	XDP_CPU_PREQ_L	6 16 64
	CPU_27P4S	CPU_COMP	EDP_COMP	
	CPU_27P4S	CPU_COMP	CPU_PEG_COMP	
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<0>	6
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<1>	6
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<2>	6
	CPU_45S	CPU_ITP	CPU_CFG<11..0>	6 16 64
CPU_CATERR_L	CPU_45S	CPU_AGTL	CPU_CATERR_L	6 37
	CPU_45S	CPU_AGTL	CPU_VCCIO_SEL	
CPU_PROCHOT_L	CPU_45S	CPU_AGTL	CPU_PROCHOT_L	6 37 38 51
CPU_PWRGD	CPU_45S	CPU_AGTL	CPU_PWRGD	6
PM_THRMTRIP_L	CPU_45S	CPU_AGTL	PM_THRMTRIP_L	15 38
DMI_CLK100M	CLK_PCIE_80D	CLK_PCIE	DMI_CLK100M_CPU_P	
DMI_CLK100M	CLK_PCIE_80D	CLK_PCIE	DMI_CLK100M_CPU_N	
DPLL_REF_CLK120M	CLK_PCIE_80D	CLK_PCIE	DPLL_REF_CLKP	
DPLL_REF_CLK120M	CLK_PCIE_80D	CLK_PCIE	DPLL_REF_CLKN	
ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	ITPCPU_CLK100M_P	
ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	ITPCPU_CLK100M_N	
ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	ITPXDP_CLK100M_P	
ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	ITPXDP_CLK100M_N	
ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	XDP_CPU_CLK100M_P	
ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	XDP_CPU_CLK100M_N	
XDP_TDI	CPU_45S	CPU_ITP	XDP_CPU_TDI	6 16 64
XDP_TDO	CPU_45S	CPU_ITP	XDP_CPU_TDO	6 16 64
XDP_TMS	CPU_45S	CPU_ITP	XDP_CPU_TMS	6 16 64
XDP_TCK	CPU_45S	CPU_ITP	XDP_CPU_TCK	6 16 64
XDP_TRST_L	CPU_45S	CPU_ITP	XDP_CPUPCH_TRST_L	6 12 16 64
XDP_BPM_L	CPU_45S	CPU_ITP	XDP_BPM_L<1..0>	6 16
	CPU_45S	CPU_ITP	XDP_BPM_L<7..2>	6 16
	CPU_45S	CPU_ITP	XDP_OBSDATA_B<3..0>	
	CPU_45S	CPU_ITP	CPU_CFG<15..12>	6 16
(ESB_CPURST_L)	CPU_45S	CPU_ITP	XDP_CPURST_L	16
CPU_VCCSENSE	SENSE_1TO1_P2MM	CPU_VCCSENSE	CPU_VCCSENSE_P	8 51
CPU_VCCSENSE	SENSE_1TO1_P2MM	CPU_VCCSENSE	CPU_VCCSENSE_N	9 51
CPU_VCCIOSENSE	SENSE_1TO1_P2MM	CPU_VCCSENSE	CPU_VCCIOSENSE_P	
CPU_VCCIOSENSE	SENSE_1TO1_P2MM	CPU_VCCSENSE	CPU_VCCIOSENSE_N	
CPU_AXG_SENSE	SENSE_1TO1_P2MM	CPU_VCCSENSE	CPU_AXG_SENSE_P	
CPU_AXG_SENSE	SENSE_1TO1_P2MM	CPU_VCCSENSE	CPU_AXG_SENSE_N	
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VDDQ_SENSE_P	
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VDDQ_SENSE_N	
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_P	
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_N	
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_P	
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_N	
CPU_SVIDALERT_L	CPU_45S	CPU_COMP	CPU_VIDALERT_L	8 51
CPU_SVIDSCLK	CPU_45S	CPU_COMP	CPU_VIDSCLK	8 51
CPU_SVIDSOUT	CPU_45S	CPU_COMP	CPU_VIDSOUT	8 51
PCIE_CPU_SSD_R2D	PCIE_80D	PCIE_CPU_TX	PCIE_SSD_R2D_C_P<3..0>	12 30
PCIE_CPU_SSD_R2D	PCIE_80D	PCIE_CPU_TX	PCIE_SSD_R2D_C_N<3..0>	12 30
	PCIE_80D	PCIE_CPU_TX	PCIE_SSD_R2D_P<3..0>	30 64
	PCIE_80D	PCIE_CPU_TX	PCIE_SSD_R2D_N<3..0>	30 64
	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R_C_P<3..0>	
	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R_C_N<3..0>	
PCIE_CPU_SSD_D2R	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R_P<3..0>	12 30 64
PCIE_CPU_SSD_D2R	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R_N<3..0>	12 30 64
PCIE_CLK100M_SSD	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_SSD_P	12 30 64
PCIE_CLK100M_SSD	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_SSD_N	12 30 64
DP_TBT_ML	DP_80D	DP_TX	DP_TBTSNK0_ML_P<3..0>	25
DP_TBT_ML	DP_80D	DP_TX	DP_TBTSNK0_ML_N<3..0>	25
	DP_80D	DP_TX	DP_TBTSNK0_ML_C_P<3..0>	5 25
	DP_80D	DP_TX	DP_TBTSNK0_ML_C_N<3..0>	5 25
DP_TBT_AUXCH	DP_80D	DP_AUX	DP_TBTSNK0_AUXCH_P	25
DP_TBT_AUXCH	DP_80D	DP_AUX	DP_TBTSNK0_AUXCH_N	25
	DP_80D	DP_AUX	DP_TBTSNK0_AUXCH_C_P	13 25
	DP_80D	DP_AUX	DP_TBTSNK0_AUXCH_C_N	13 25
DP_TBT_ML	DP_80D	DP_TX	DP_TBTSNK1_ML_P<3..0>	25
DP_TBT_ML	DP_80D	DP_TX	DP_TBTSNK1_ML_N<3..0>	25
	DP_80D	DP_TX	DP_TBTSNK1_ML_C_P<3..0>	5 18 25
	DP_80D	DP_TX	DP_TBTSNK1_ML_C_N<3..0>	5 18 25
DP_TBT_AUXCH	DP_80D	DP_AUX	DP_TBTSNK1_AUXCH_P	25
DP_TBT_AUXCH	DP_80D	DP_AUX	DP_TBTSNK1_AUXCH_N	25
	DP_80D	DP_AUX	DP_TBTSNK1_AUXCH_C_P	13 18 25
	DP_80D	DP_AUX	DP_TBTSNK1_AUXCH_C_N	13 18 25
DP_INT_ML	DP_80D	DP_TX	DP_INT_ML_P<3..0>	60 64
DP_INT_ML	DP_80D	DP_TX	DP_INT_ML_N<3..0>	60 64
	DP_80D	DP_TX	DP_INT_ML_C_P<3..0>	5 60 64
	DP_80D	DP_TX	DP_INT_ML_C_N<3..0>	5 60 64
DP_INT_AUXCH	DP_80D	DP_AUX	DP_INT_AUX_CH_C_P	60 64
DP_INT_AUXCH	DP_80D	DP_AUX	DP_INT_AUX_CH_C_N	60 64
DP_INT_AUXCH	DP_80D	DP_AUX	DP_INT_AUXCH_C_P	5 60
DP_INT_AUXCH	DP_80D	DP_AUX	DP_INT_AUXCH_C_N	5 60
	DP_80D	DP_AUX	DP_INT_AUXCH_P	
	DP_80D	DP_AUX	DP_INT_AUXCH_N	

PCIe SSD

DP

SYNC_MASTER=CONSTRAINTS SYNC_DATE=09/25/2012

PAGE TITLE

CPU Constraints

Apple Inc.

DRAWING NUMBER <SCH_NUM> SIZE D

REVISION <E4LABEL>

BRANCH <BRANCH>

PAGE 111 OF 121

SHEET 67 OF 76

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_ICOMP	*	=4x_DIELECTRIC	?

SOURCE: 471984_Chief_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

UART Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
UART_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
UART	*	=2x_DIELECTRIC	?

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905_v1.5), Section 3.8

USB 3.0 Interface Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB3_PCH_TX	USB3_PCH_TX	*	USB3_TX2TX
USB3_PCH_RX	USB3_PCH_RX	*	USB3_RX2RX
USB3_PCH_TX	*_PCH_TX	*	USB3_TX2OTHERTX
USB3_PCH_RX	*_PCH_RX	*	USB3_RX2OTHERRX
USB3_PCH_TX	*_PCH_RX	*	USB3_TX2RX
USB3_PCH_RX	*_PCH_TX	*	USB3_RX2TX
USB3_PCH_TX	*_TX	*	USB3_2OTHERHS
USB3_PCH_RX	*_TX	*	USB3_2OTHERHS
USB3_PCH_TX	*_RX	*	USB3_2OTHERHS
USB3_PCH_RX	*_RX	*	USB3_2OTHERHS
USB3_PCH_TX	*	*	USB3_2OTHER
USB3_PCH_RX	*	*	USB3_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_TX2TX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_RX2RX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_TX2OTHERTX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_RX2OTHERRX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_TX2RX	TOP,BOTTOM	=7x_DIELECTRIC	?
USB3_RX2TX	TOP,BOTTOM	=7x_DIELECTRIC	?
USB3_2OTHERHS	TOP,BOTTOM	=6x_DIELECTRIC	?
USB3_2OTHER	TOP,BOTTOM	=5x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_TX2TX	*	=2.5x_DIELECTRIC	?
USB3_RX2RX	*	=2.5x_DIELECTRIC	?
USB3_TX2OTHERTX	*	=4x_DIELECTRIC	?
USB3_RX2OTHERRX	*	=4x_DIELECTRIC	?
USB3_TX2RX	*	=6x_DIELECTRIC	?
USB3_RX2TX	*	=6x_DIELECTRIC	?
USB3_2OTHERHS	*	=4x_DIELECTRIC	?
USB3_2OTHER	*	=3x_DIELECTRIC	?

SOURCE: 471984_Cheif_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE PHYSICAL	NET_TYPE SPACING		
PCH_SATA_ICOMP		SATA_ICOMP	PCH_SATAICOMP	
USB_HUB1_UP	USB_80D	USB	USB_HUB_UP_P	
USB_HUB1_UP	USB_80D	USB	USB_HUB_UP_N	
USB_BT	USB_80D	USB	USB_BT_P	14 29
USB_BT	USB_80D	USB	USB_BT_N	14 29
	USB_80D	USB	USB_BT_CONN_P	29 64
	USB_80D	USB	USB_BT_CONN_N	29 64
	USB_80D	USB	USB_BT_WAKE_P	
	USB_80D	USB	USB_BT_WAKE_N	
USB_TPAD	USB_80D	USB	USB_TPAD_P	14 36 64
USB_TPAD	USB_80D	USB	USB_TPAD_N	14 36 64
	USB_80D	USB	USB_TPAD_CONN_P	
	USB_80D	USB	USB_TPAD_CONN_N	
	USB_80D	USB	TPAD_SPI_MOSI_USB_P	
	USB_80D	USB	TPAD_SPI_MISO_USB_N	
USB_TPAD_M	USB_80D	USB	USB_TPAD_M_P	
USB_TPAD_M	USB_80D	USB	USB_TPAD_M_N	
USB_SDCARD	USB_80D	USB	USB_SDCARD_P	
USB_SDCARD	USB_80D	USB	USB_SDCARD_N	
	SPI_45S	SPI	TPAD_SPI_MOSI	15 36
	SPI_45S	SPI	TPAD_SPI_MISO	15 36
	SPI_45S	SPI	TPAD_SPI_CLK	15 36
USB_EXTA	USB_80D	USB	USB_EXTA_P	14 35
USB_EXTA	USB_80D	USB	USB_EXTA_N	14 35
	UART_45S	UART	SMC_DEBUGPRT_TX_L	35 37 38
	UART_45S	UART	SMC_DEBUGPRT_RX_L	35 37 38
USB2_EXTA	USB_80D	USB	USB2_EXTA_MUXED_P	35
USB2_EXTA	USB_80D	USB	USB2_EXTA_MUXED_N	35
USB2_EXTA	USB_80D	USB	USB2_EXTA_MUXED_F_P	35
USB2_EXTA	USB_80D	USB	USB2_EXTA_MUXED_F_N	35
USB3_EXTA_RX	USB_80D	USB3_PCH_RX	USB3_EXTA_D2R_P	14 35
USB3_EXTA_RX	USB_80D	USB3_PCH_RX	USB3_EXTA_D2R_N	14 35
USB3_EXTA_TX	USB_80D	USB3_PCH_TX	USB3_EXTA_R2D_P	35
USB3_EXTA_TX	USB_80D	USB3_PCH_TX	USB3_EXTA_R2D_N	35
	USB_80D	USB3_PCH_RX	USB3_EXTA_D2R_F_P	
	USB_80D	USB3_PCH_RX	USB3_EXTA_D2R_F_N	
	USB_80D	USB3_PCH_TX	USB3_EXTA_R2D_F_P	
	USB_80D	USB3_PCH_TX	USB3_EXTA_R2D_F_N	
	USB_80D	USB3_PCH_TX	USB3_EXTA_R2D_C_P	14 35
	USB_80D	USB3_PCH_TX	USB3_EXTA_R2D_C_N	14 35
USB_EXTB	USB_80D	USB	USB_EXTB_P	14 61 65
USB_EXTB	USB_80D	USB	USB_EXTB_N	14 61 65
USB3_EXTB_RX	USB_80D	USB3_PCH_RX	USB3_EXTB_D2R_P	14 61 65
USB3_EXTB_RX	USB_80D	USB3_PCH_RX	USB3_EXTB_D2R_N	14 61 65
	USB_80D	USB3_PCH_RX	USB3_EXTB_D2R_RC_P	61 65
	USB_80D	USB3_PCH_RX	USB3_EXTB_D2R_RC_N	61 65
USB3_EXTB_TX	USB_80D	USB3_PCH_TX	USB3_EXTB_R2D_P	61 65
USB3_EXTB_TX	USB_80D	USB3_PCH_TX	USB3_EXTB_R2D_N	61 65
	USB_80D	USB3_PCH_TX	USB3_EXTB_R2D_C_P	14 61 65
	USB_80D	USB3_PCH_TX	USB3_EXTB_R2D_C_N	14 61 65
USB3_SD_RX	USB_80D	USB3_PCH_RX	USB3_SD_D2R_P	14 34 65
USB3_SD_RX	USB_80D	USB3_PCH_RX	USB3_SD_D2R_N	14 34 65
USB3_SD_TX	USB_80D	USB3_PCH_TX	USB3_SD_R2D_C_P	14 34 65
USB3_SD_TX	USB_80D	USB3_PCH_TX	USB3_SD_R2D_C_N	14 34 65
	USB_80D	USB3_PCH_RX	USB3_SD_D2R_C_P	34
	USB_80D	USB3_PCH_RX	USB3_SD_D2R_C_N	34
	USB_80D	USB3_PCH_TX	USB3_SD_R2D_P	34
	USB_80D	USB3_PCH_TX	USB3_SD_R2D_N	34
PCH_USB_RBIAS	PCH_USB_RBIAS		PCH_USB_RBIAS	14
PCH_DIFFCLK_UNUSED	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_PCH_P	
PCH_DIFFCLK_UNUSED	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_PCH_N	
PCH_DIFFCLK_UNUSED	CLK_PCIE_80D	CLK_PCIE	PCH_CLK96M_DOT_P	
PCH_DIFFCLK_UNUSED	CLK_PCIE_80D	CLK_PCIE	PCH_CLK96M_DOT_N	
PCH_DIFFCLK_UNUSED	CLK_PCIE_80D	CLK_PCIE	PCH_CLK100M_SATA_P	
PCH_DIFFCLK_UNUSED	CLK_PCIE_80D	CLK_PCIE	PCH_CLK100M_SATA_N	
	CPU_45S	CLK_PCIE	PCH_CLK14P3M_REFCLK	

USB Hucopyb nets

TP SPI nets

USB EXTA nets (Right USB port)

USB EXTB nets (Left USB port)

SYNC_MASTER=CLEAN_J43 SYNC_DATE=11/13/2012

PAGE TITLE

PCH Constraints 1

Apple Inc.

DRAWING NUMBER <SCH_NUM> SIZE D

REVISION <E4LABEL>

BRANCH <BRANCH>

PAGE 112 OF 121

SHEET 68 OF 76

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	=3x_DIELECTRIC	?
CLK_LPC	*	=4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905_v1.5), Section 3.15

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_45S_R_50S	TOP,BOTTOM	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE		
SMB_45S_R_50S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905_v1.5), Section 3.15

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=4x_DIELECTRIC	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	=4x_DIELECTRIC	?

XDP Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCH_ITP	*	=2:1_SPACING	?

DisplayPort

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2DP	*	=3x_DIELECTRIC	?
DP_2OTHERHS	*	=4x_DIELECTRIC	?
DP_2OTHER	*	=3x_DIELECTRIC	?
DP_AUX	*	=3x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2DP	TOP,BOTTOM	=4x_DIELECTRIC	?
DP_2OTHERHS	TOP,BOTTOM	=6x_DIELECTRIC	?
DP_2OTHER	TOP,BOTTOM	=4x_DIELECTRIC	?
DP_AUX	TOP,BOTTOM	=4x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DP_TX	DP_TX	*	DP_2DP
DP_TX	*_TX	*	DP_2OTHERHS
DP_TX	*_RX	*	DP_2OTHERHS
DP_TX	*	*	DP_2OTHER

System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_25M_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=2x_DIELECTRIC	?
CLK_25M	*	=5x_DIELECTRIC	?

NOTE: 25MHz system clocks very sensitive to noise.

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE: PHYSICAL	NET_TYPE: SPACING		
LPC_AD	LPC_45S	LPC	LPC_AD<3..0>	14 37 64
LPC_FRAME_L	LPC_45S	LPC	LPC_FRAME_L	14 37 64
	LPC_45S	LPC	LPCPLUS_RESET_L	64
LPC_CLK33M	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_SMC	17 37
	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_SMC_R	12 17
LPC_CLK33M	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_LPCPLUS	
	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_LPCPLUS_R	
SMBUS_PCH_CLK	SMB_45S_R_50S	SMB	SMBUS_PCH_CLK	14 16 19 40 56
SMBUS_PCH_DATA	SMB_45S_R_50S	SMB	SMBUS_PCH_DATA	14 16 19 40 56
SMBUS_PCH_0_CLK	SMB_45S_R_50S	SMB	SML_PCH_0_CLK	14 40
SMBUS_PCH_0_DATA	SMB_45S_R_50S	SMB	SML_PCH_0_DATA	14 40
SMBUS_SMC_1_S0_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_1_S0_SCL	14 32 37 40 43 44 64
SMBUS_SMC_1_S0_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_1_S0_SDA	14 32 37 40 43 44 64 73
HDA_BIT_CLK	HDA_45S	HDA	HDA_BIT_CLK	12 61 65
	HDA_45S	HDA	HDA_BIT_CLK_R	12
HDA_SYNC	HDA_45S	HDA	HDA_SYNC	12 61 65
	HDA_45S	HDA	HDA_SYNC_R	12
HDA_RST_L	HDA_45S	HDA	HDA_RST_R_L	12
	HDA_45S	HDA	HDA_RST_L	12 61 65
HDA_SDIN0	HDA_45S	HDA	HDA_SDIN0	12 61 65
HDA_SDOUT	HDA_45S	HDA	HDA_SDOUT	12 61 65
	HDA_45S	HDA	HDA_SDOUT_R	12 17
PM_SUS_CLK	CLK_SLOW_45S	CLK_SLOW	PM_CLK32K_SUSCLK_R	13 38
	CLK_SLOW_45S	CLK_SLOW	SMC_CLK32K	37 38
SPI_CLK	SPI_45S	SPI	SPI_CLK_R	14 46
	SPI_45S	SPI	SPI_CLK	46
SPI_MOSI	SPI_45S	SPI	SPI_MOSI_R	14 46
	SPI_45S	SPI	SPI_MOSI	46
SPI_MISO	SPI_45S	SPI	SPI_MISO	14 46
	SPI_45S	SPI	SPI_MISO_R	46
SPI_CS0	SPI_45S	SPI	SPI_CS0_R_L	14 46
	SPI_45S	SPI	SPI_CS0_L	46
	SPI_45S	SPI	SPI_SMC_CLK	37 46
	SPI_45S	SPI	SPI_SMC_MOSI	37 46
	SPI_45S	SPI	SPI_SMC_MISO	37 46
	SPI_45S	SPI	SPI_SMC_CS_L	37 46
	SPI_45S	SPI	SPI_MLB_CLK	46
	SPI_45S	SPI	SPI_MLB_IO0_MOSI	46
	SPI_45S	SPI	SPI_MLB_IO1_MISO	46
	SPI_45S	SPI	SPI_MLB_CS_L	46
	SPI_45S	SPI	SPI_IO<2>	14 46
	SPI_45S	SPI	SPI_IO2_R	46
	SPI_45S	SPI	SPI_MLB_IO2_WP_L	46
	SPI_45S	SPI	SPI_IO<3>	14 46
	SPI_45S	SPI	SPI_IO3_R	46
	SPI_45S	SPI	SPI_MLB_IO3_HOLD_L	46
PCIE_AP_R2D	PCIE_80D	PCIE_PCH_TX	PCIE_AP_R2D_P	29 64
PCIE_AP_R2D	PCIE_80D	PCIE_PCH_TX	PCIE_AP_R2D_N	29 64
	PCIE_80D	PCIE_PCH_TX	PCIE_AP_R2D_C_P	14 29
	PCIE_80D	PCIE_PCH_TX	PCIE_AP_R2D_C_N	14 29
PCIE_AP_D2R	PCIE_80D	PCIE_PCH_RX	PCIE_AP_D2R_P	14 29 64
PCIE_AP_D2R	PCIE_80D	PCIE_PCH_RX	PCIE_AP_D2R_N	14 29 64
PCIE_CLK100M_AP	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_AP_P	12 29 64
PCIE_CLK100M_AP	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_AP_N	12 29 64
PCIE_TBT_R2D	PCIE_80D	PCIE_PCH_TX	PCIE_TBT_R2D_P<3..0>	25
PCIE_TBT_R2D	PCIE_80D	PCIE_PCH_TX	PCIE_TBT_R2D_N<3..0>	25
	PCIE_80D	PCIE_PCH_TX	PCIE_TBT_R2D_C_P<3..0>	14 25
	PCIE_80D	PCIE_PCH_TX	PCIE_TBT_R2D_C_N<3..0>	14 25
PCIE_TBT_D2R	PCIE_80D	PCIE_PCH_RX	PCIE_TBT_D2R_P<3..0>	14 25
PCIE_TBT_D2R	PCIE_80D	PCIE_PCH_RX	PCIE_TBT_D2R_N<3..0>	14 25
	PCIE_80D	PCIE_PCH_RX	PCIE_TBT_D2R_C_P<3..0>	25
	PCIE_80D	PCIE_PCH_RX	PCIE_TBT_D2R_C_N<3..0>	25
PCIE_CLK100M_TBT	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_TBT_P	12 25
PCIE_CLK100M_TBT	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_TBT_N	12 25
	CLK_PCIE_80D	CLK_PCIE	PEG_CLK100M_P	
	CLK_PCIE_80D	CLK_PCIE	PEG_CLK100M_N	
XDP_TDI	PCH_45S	PCH_ITP	XDP_PCH_TDI	12 16 64
XDP_TDO	PCH_45S	PCH_ITP	XDP_PCH_TDO	12 16 64
XDP_TMS	PCH_45S	PCH_ITP	XDP_PCH_TMS	12 16 64
XDP_TCK	PCH_45S	PCH_ITP	XDP_PCH_TCK	12 16 64
PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CAMERA_R2D_P	31 32
PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CAMERA_R2D_N	31 32
	PCIE_80D	PCIE_PCH_TX	PCIE_CAMERA_R2D_C_P	14 32
	PCIE_80D	PCIE_PCH_TX	PCIE_CAMERA_R2D_C_N	14 32
PCIE_CAM	PCIE_80D	PCIE_PCH_RX	PCIE_CAMERA_D2R_P	14 32
PCIE_CAM	PCIE_80D	PCIE_PCH_RX	PCIE_CAMERA_D2R_N	14 32
	PCIE_80D	PCIE_PCH_RX	PCIE_CAMERA_D2R_C_P	31 32
	PCIE_80D	PCIE_PCH_RX	PCIE_CAMERA_D2R_C_N	31 32
PCIE_CLK100M_CAM	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_CAMERA_P	12 32
PCIE_CLK100M_CAM	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_CAMERA_N	12 32
	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_CAMERA_C_P	31 32
	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_CAMERA_C_N	31 32

Clock Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE: PHYSICAL	NET_TYPE: SPACING		
SYSCLK_CLK32K_RTC	CLK_SLOW_45S	CLK_SLOW	SYSCLK_CLK32K_RTCX1	
SYSCLK_CLK25M_SB	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_CAMERA	17 32
	CLK_25M_45S	CLK_25M	CLK25M_CAM_CLKP	31 32
	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALP_R	32
	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALP	32
	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALN	32
	CLK_25M_45S	CLK_25M	CLK25M_CAM_CLKN	31 32
SYSCLK_CLK25M_TBT	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT	17 25
	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT_R	25
SYSCLK_CLK25M_XTAL	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X1	17
	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X2	17
	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X2_R	17
	CLK_25M_45S	CLK_25M	SDCLK_CLK25M_X2	34
	CLK_25M_45S	CLK_25M	SDCLK_CLK25M_X2_R	34 75
	CLK_25M_45S	CLK_25M	SDSCLK_CLK25M_X1	34

SYNC_MASTER=J41_MLB SYNC_DATE=12/14/2012

PAGE TITLE: PCH Constraints 2

Apple Inc.

DRAWING NUMBER: <SCH_NUM> SIZE: D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 113 OF 121

SHEET: 69 OF 76

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_73D	*	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	*	=2x_DIELECTRIC	?
MEM_DATA2OTHERMEM	*	=8x_DIELECTRIC	?
MEM_DQS2OWNDATA	*	=3x_DIELECTRIC	?
MEM_CMD2CMD	*	=3x_DIELECTRIC	?
MEM_CMD2CTRL	*	=3x_DIELECTRIC	?
MEM_CTRL2CTRL	*	=3x_DIELECTRIC	?
MEM_CLK2CLK	*	=6x_DIELECTRIC	?
MEM_2OTHERMEM	*	=4x_DIELECTRIC	?
MEM_2PWR	*	=2x_DIELECTRIC	10000
MEM_2GND	*	=2x_DIELECTRIC	10000
MEM_2OTHER	*	=6x_DIELECTRIC	?

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_PWR	MEM_*	*	MEM_2PWR
MEM_PWR	*	*	DEFAULT

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_70D	MEM_TERM	MEM_73D
MEM_40S	MEM_TERM	MEM_50S

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_*	*	MEM_2GND

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	MEM_A_DATA_0	*	MEM_DQS2OWNDATA
MEM_A_DQS_1	MEM_A_DATA_1	*	MEM_DQS2OWNDATA
MEM_A_DQS_2	MEM_A_DATA_2	*	MEM_DQS2OWNDATA
MEM_A_DQS_3	MEM_A_DATA_3	*	MEM_DQS2OWNDATA
MEM_A_DQS_4	MEM_A_DATA_4	*	MEM_DQS2OWNDATA
MEM_A_DQS_5	MEM_A_DATA_5	*	MEM_DQS2OWNDATA
MEM_A_DQS_6	MEM_A_DATA_6	*	MEM_DQS2OWNDATA
MEM_A_DQS_7	MEM_A_DATA_7	*	MEM_DQS2OWNDATA
MEM_B_DQS_0	MEM_B_DATA_0	*	MEM_DQS2OWNDATA
MEM_B_DQS_1	MEM_B_DATA_1	*	MEM_DQS2OWNDATA
MEM_B_DQS_2	MEM_B_DATA_2	*	MEM_DQS2OWNDATA
MEM_B_DQS_3	MEM_B_DATA_3	*	MEM_DQS2OWNDATA
MEM_B_DQS_4	MEM_B_DATA_4	*	MEM_DQS2OWNDATA
MEM_B_DQS_5	MEM_B_DATA_5	*	MEM_DQS2OWNDATA
MEM_B_DQS_6	MEM_B_DATA_6	*	MEM_DQS2OWNDATA
MEM_B_DQS_7	MEM_B_DATA_7	*	MEM_DQS2OWNDATA

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	=SAME	*	MEM_DATA2SELF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	MEM_*	*	MEM_DATA2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_CTRL	*	MEM_CMD2CTRL
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2CLK

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*	MEM_*	*	MEM_2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	*	*	MEM_2OTHER
MEM_A_DQS_1	*	*	MEM_2OTHER
MEM_A_DQS_2	*	*	MEM_2OTHER
MEM_A_DQS_3	*	*	MEM_2OTHER
MEM_A_DQS_4	*	*	MEM_2OTHER
MEM_A_DQS_5	*	*	MEM_2OTHER
MEM_A_DQS_6	*	*	MEM_2OTHER
MEM_A_DQS_7	*	*	MEM_2OTHER
MEM_B_DQS_0	*	*	MEM_2OTHER
MEM_B_DQS_1	*	*	MEM_2OTHER
MEM_B_DQS_2	*	*	MEM_2OTHER
MEM_B_DQS_3	*	*	MEM_2OTHER
MEM_B_DQS_4	*	*	MEM_2OTHER
MEM_B_DQS_5	*	*	MEM_2OTHER
MEM_B_DQS_6	*	*	MEM_2OTHER
MEM_B_DQS_7	*	*	MEM_2OTHER
MEM_A_DATA_0	*	*	MEM_2OTHER
MEM_A_DATA_1	*	*	MEM_2OTHER
MEM_A_DATA_2	*	*	MEM_2OTHER
MEM_A_DATA_3	*	*	MEM_2OTHER
MEM_A_DATA_4	*	*	MEM_2OTHER
MEM_A_DATA_5	*	*	MEM_2OTHER
MEM_A_DATA_6	*	*	MEM_2OTHER
MEM_A_DATA_7	*	*	MEM_2OTHER
MEM_B_DATA_0	*	*	MEM_2OTHER
MEM_B_DATA_1	*	*	MEM_2OTHER
MEM_B_DATA_2	*	*	MEM_2OTHER
MEM_B_DATA_3	*	*	MEM_2OTHER
MEM_B_DATA_4	*	*	MEM_2OTHER
MEM_B_DATA_5	*	*	MEM_2OTHER
MEM_B_DATA_6	*	*	MEM_2OTHER
MEM_B_DATA_7	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CLK	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DATA_0	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_1	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_2	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_3	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_4	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_5	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_6	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_7	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_0	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_1	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_2	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_3	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_4	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_5	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_6	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_7	MEM_*_DATA_*	*	MEM_2OTHERMEM

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE: PHYSICAL	NET_TYPE: SPACING		
MEM_A_CLK0	MEM_70D	MEM_CLK	MEM_A_CLK_P<0>	7 20 24
MEM_A_CLK0	MEM_70D	MEM_CLK	MEM_A_CLK_N<0>	7 20 24
MEM_A_CLK1	MEM_70D	MEM_CLK	MEM_A_CLK_P<1>	7 21 24
MEM_A_CLK1	MEM_70D	MEM_CLK	MEM_A_CLK_N<1>	7 21 24
MEM_A_CTRL	MEM_40S	MEM_CTRL	MEM_A_CS_L<1..0>	7 20 21 24
MEM_A_CTRL	MEM_40S	MEM_CTRL	MEM_A_ODT<0>	7 20 21 24 63
MEM_A_CKE0	MEM_40S	MEM_CMD	MEM_A_CKE<1..0>	7 20 24
MEM_A_CKE1	MEM_40S	MEM_CMD	MEM_A_CKE<3..2>	7 21 24
MEM_A_CMD0	MEM_40S	MEM_CMD	MEM_A_CAA<9..0>	7 20 24 63
MEM_A_CMD1	MEM_40S	MEM_CMD	MEM_A_CAB<9..0>	7 21 24 63
MEM_A_DQ_BYTE0	MEM_40S	MEM_A_DATA_0	MEM_A_DQ<7..0>	7 63
MEM_A_DQ_BYTE1	MEM_40S	MEM_A_DATA_1	MEM_A_DQ<15..8>	7 63
MEM_A_DQ_BYTE2	MEM_40S	MEM_A_DATA_2	MEM_A_DQ<23..16>	7 63
MEM_A_DQ_BYTE3	MEM_40S	MEM_A_DATA_3	MEM_A_DQ<31..24>	7 63
MEM_A_DQ_BYTE4	MEM_40S	MEM_A_DATA_4	MEM_A_DQ<39..32>	7 21 63
MEM_A_DQ_BYTE5	MEM_40S	MEM_A_DATA_5	MEM_A_DQ<47..40>	7 63
MEM_A_DQ_BYTE6	MEM_40S	MEM_A_DATA_6	MEM_A_DQ<55..48>	7 63
MEM_A_DQ_BYTE7	MEM_40S	MEM_A_DATA_7	MEM_A_DQ<63..56>	7 63
MEM_A_DQS0	MEM_70D	MEM_A_DQS_0	MEM_A_DQS_P<0>	7 63
MEM_A_DQS0	MEM_70D	MEM_A_DQS_0	MEM_A_DQS_N<0>	7 63
MEM_A_DQS1	MEM_70D	MEM_A_DQS_1	MEM_A_DQS_P<1>	7 63
MEM_A_DQS1	MEM_70D	MEM_A_DQS_1	MEM_A_DQS_N<1>	7 63
MEM_A_DQS2	MEM_70D	MEM_A_DQS_2	MEM_A_DQS_P<2>	7 63
MEM_A_DQS2	MEM_70D	MEM_A_DQS_2	MEM_A_DQS_N<2>	7 63
MEM_A_DQS3	MEM_70D	MEM_A_DQS_3	MEM_A_DQS_P<3>	7 63
MEM_A_DQS3	MEM_70D	MEM_A_DQS_3	MEM_A_DQS_N<3>	7 63
MEM_A_DQS4	MEM_70D	MEM_A_DQS_4	MEM_A_DQS_P<4>	7 63
MEM_A_DQS4	MEM_70D	MEM_A_DQS_4	MEM_A_DQS_N<4>	7 63
MEM_A_DQS5	MEM_70D	MEM_A_DQS_5	MEM_A_DQS_P<5>	7 63
MEM_A_DQS5	MEM_70D	MEM_A_DQS_5	MEM_A_DQS_N<5>	7 63
MEM_A_DQS6	MEM_70D	MEM_A_DQS_6	MEM_A_DQS_P<6>	7 21 63
MEM_A_DQS6	MEM_70D	MEM_A_DQS_6	MEM_A_DQS_N<6>	7 21 63
MEM_A_DQS7	MEM_70D	MEM_A_DQS_7	MEM_A_DQS_P<7>	7 63
MEM_A_DQS7	MEM_70D	MEM_A_DQS_7	MEM_A_DQS_N<7>	7 63
MEM_B_CLK0	MEM_70D	MEM_CLK	MEM_B_CLK_P<0>	7 22 24
MEM_B_CLK0	MEM_70D	MEM_CLK	MEM_B_CLK_N<0>	7 22 24
MEM_B_CLK1	MEM_70D	MEM_CLK	MEM_B_CLK_P<1>	7 23 24
MEM_B_CLK1	MEM_70D	MEM_CLK	MEM_B_CLK_N<1>	7 23 24
MEM_B_CTRL	MEM_40S	MEM_CTRL	MEM_B_CS_L<1..0>	7 22 23 24
MEM_B_CTRL	MEM_40S	MEM_CTRL	MEM_B_ODT<0>	7 22 23 24 63
MEM_B_CKE0	MEM_40S	MEM_CMD	MEM_B_CKE<1..0>	7 22 24
MEM_B_CKE1	MEM_40S	MEM_CMD	MEM_B_CKE<3..2>	7 23 24
MEM_B_CMD0	MEM_40S	MEM_CMD	MEM_B_CAA<9..0>	7 22 24 63
MEM_B_CMD1	MEM_40S	MEM_CMD	MEM_B_CAB<9..0>	7 23 24 63
MEM_B_DQ_BYTE0	MEM_40S	MEM_B_DATA_0	MEM_B_DQ<7..0>	7 63
MEM_B_DQ_BYTE1	MEM_40S	MEM_B_DATA_1	MEM_B_DQ<15..8>	7 63
MEM_B_DQ_BYTE2	MEM_40S	MEM_B_DATA_2	MEM_B_DQ<23..16>	7 63
MEM_B_DQ_BYTE3	MEM_40S	MEM_B_DATA_3	MEM_B_DQ<31..24>	7 63
MEM_B_DQ_BYTE4	MEM_40S	MEM_B_DATA_4	MEM_B_DQ<39..32>	7 23 63
MEM_B_DQ_BYTE5	MEM_40S	MEM_B_DATA_5	MEM_B_DQ<47..40>	7 63
MEM_B_DQ_BYTE6	MEM_40S	MEM_B_DATA_6	MEM_B_DQ<55..48>	7 63
MEM_B_DQ_BYTE7	MEM_40S	MEM_B_DATA_7	MEM_B_DQ<63..56>	7 63
MEM_B_DQS0	MEM_70D	MEM_B_DQS_0	MEM_B_DQS_P<0>	7 63
MEM_B_DQS0	MEM_70D	MEM_B_DQS_0	MEM_B_DQS_N<0>	7 63
MEM_B_DQS1	MEM_70D	MEM_B_DQS_1	MEM_B_DQS_P<1>	7 63
MEM_B_DQS1	MEM_70D	MEM_B_DQS_1	MEM_B_DQS_N<1>	7 63
MEM_B_DQS2	MEM_70D	MEM_B_DQS_2	MEM_B_DQS_P<2>	7 63
MEM_B_DQS2	MEM_70D	MEM_B_DQS_2	MEM_B_DQS_N<2>	7 63
MEM_B_DQS3	MEM_70D	MEM_B_DQS_3	MEM_B_DQS_P<3>	7 63
MEM_B_DQS3	MEM_70D	MEM_B_DQS_3	MEM_B_DQS_N<3>	7 63
MEM_B_DQS4	MEM_70D	MEM_B_DQS_4	MEM_B_DQS_P<4>	7 63
MEM_B_DQS4	MEM_70D	MEM_B_DQS_4	MEM_B_DQS_N<4>	7 63
MEM_B_DQS5	MEM_70D	MEM_B_DQS_5	MEM_B_DQS_P<5>	7 63
MEM_B_DQS5	MEM_70D	MEM_B_DQS_5	MEM_B_DQS_N<5>	7 63
MEM_B_DQS6	MEM_70D	MEM_B_DQS_6	MEM_B_DQS_P<6>	7 23 63
MEM_B_DQS6	MEM_70D	MEM_B_DQS_6	MEM_B_DQS_N<6>	7 23 63
MEM_B_DQS7	MEM_70D	MEM_B_DQS_7	MEM_B_DQS_P<7>	7 63
MEM_B_DQS7	MEM_70D	MEM_B_DQS_7	MEM_B_DQS_N<7>	7 63
	MEM_PWR		PP1V2_S3	17 19 20 21 22 23 42 63 65
	MEM_PWR		PP0V6_S3_MEM_VREFCA_A	18 19 20 21
	MEM_PWR		PP0V6_S3_MEM_VREFDQ_A	18 19 20 21
	MEM_PWR		PP0V6_S3_MEM_VREFCA_B	18 19 22 23
	MEM_PWR		PP0V6_S3_MEM_VREFDQ_B	18 19 22 23

SYNC_MASTER=CONSTRAINTS SYNC_DATE=09/25/2012

PAGE TITLE: Memory Constraints

Apple Inc.

DRAWING NUMBER: <SCH_NUM> SIZE: D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 114 OF 121
SHEET: 70 OF 76

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	=2x_DIELECTRIC	?

Thunderbolt/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
TBTDP_TX	TBTDP_TX	*	TBTDP_TX2TX
TBTDP_RX	TBTDP_RX	*	TBTDP_RX2RX
TBTDP_TX	TBTDP_RX	*	TBTDP_TX2RX
TBTDP_RX	TBTDP_TX	*	TBTDP_TX2RX
TBTDP_TX	*_TX	*	TBTDP_2OTHERHS
TBTDP_RX	*_TX	*	TBTDP_2OTHERHS
TBTDP_TX	*_RX	*	TBTDP_2OTHERHS
TBTDP_RX	*_RX	*	TBTDP_2OTHERHS
TBTDP_TX	*	*	TBTDP_2OTHER
TBTDP_RX	*	*	TBTDP_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP_TX2TX	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX2RX	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_TX2RX	TOP,BOTTOM	=10x_DIELECTRIC	?
TBTDP_2OTHERHS	TOP,BOTTOM	=10x_DIELECTRIC	?
TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP_TX2TX	*	=4x_DIELECTRIC	?
TBTDP_RX2RX	*	=4x_DIELECTRIC	?
TBTDP_TX2RX	*	=6x_DIELECTRIC	?
TBTDP_2OTHERHS	*	=6x_DIELECTRIC	?
TBTDP_2OTHER	*	=4x_DIELECTRIC	?

Thunderbolt/DP Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE PHYSICAL	NET_TYPE SPACING		
TBT_A_R2D	TBTDP_80D	TBTDP_TX	TBT_A_R2D_C_P<1..0>	25 28
TBT_A_R2D	TBTDP_80D	TBTDP_TX	TBT_A_R2D_C_N<1..0>	25 28
	TBTDP_80D	TBTDP_TX	TBT_A_R2D_P<1..0>	28
	TBTDP_80D	TBTDP_TX	TBT_A_R2D_N<1..0>	28
DP_TBTPA_ML1	DP_80D	DP_TX	DP_TBTPA_ML_C_P<1>	25 28
DP_TBTPA_ML1	DP_80D	DP_TX	DP_TBTPA_ML_C_N<1>	25 28
DP_TBTPA_ML3	DP_80D	DP_TX	DP_TBTPA_ML_C_P<3>	25 28
DP_TBTPA_ML3	DP_80D	DP_TX	DP_TBTPA_ML_C_N<3>	25 28
	DP_80D	DP_TX	DP_TBTPA_ML_P<3..1:2>	28
	DP_80D	DP_TX	DP_TBTPA_ML_N<3..1:2>	28
	DP_80D	DP_TX	DP_A_LSX_ML_P<1>	28
	DP_80D	DP_TX	DP_A_LSX_ML_N<1>	28
	TBTDP_80D	TBTDP_RX	TBT_A_D2R_C_P<1..0>	28
	TBTDP_80D	TBTDP_RX	TBT_A_D2R_C_N<1..0>	28
TBT_A_D2R1	TBTDP_80D	TBTDP_RX	TBT_A_D2R_P<1>	25 28
TBT_A_D2R1	TBTDP_80D	TBTDP_RX	TBT_A_D2R_N<1>	25 28
TBT_A_D2R0	TBTDP_80D	TBTDP_RX	TBT_A_D2R_P<0>	25 28
TBT_A_D2R0	TBTDP_80D	TBTDP_RX	TBT_A_D2R_N<0>	25 28
TBT_A_AUXCH	DP_80D	DP_AUX	DP_TBTPA_AUXCH_C_P	25 28
TBT_A_AUXCH	DP_80D	DP_AUX	DP_TBTPA_AUXCH_C_N	25 28
	DP_80D	DP_AUX	DP_TBTPA_AUXCH_P	28
	DP_80D	DP_AUX	DP_TBTPA_AUXCH_N	28
	DP_80D	DP_AUX	DP_A_AUXCH_DDC_P	
	DP_80D	DP_AUX	DP_A_AUXCH_DDC_N	
	TBTDP_80D	TBTDP_RX	TBT_A_D2R1_AUXDDC_P	28
	TBTDP_80D	TBTDP_RX	TBT_A_D2R1_AUXDDC_N	28
TBT_B_R2D	TBTDP_80D	TBTDP_TX	TBT_B_R2D_C_P<1..0>	64
TBT_B_R2D	TBTDP_80D	TBTDP_TX	TBT_B_R2D_C_N<1..0>	64
	TBTDP_80D	TBTDP_TX	TBT_B_R2D_P<1..0>	
	TBTDP_80D	TBTDP_TX	TBT_B_R2D_N<1..0>	
DP_TBTPB_ML	DP_80D	DP_TX	NC_DP_TBTPB_ML_CP<3..1:2>	64
DP_TBTPB_ML	DP_80D	DP_TX	NC_DP_TBTPB_ML_CN<3..1:2>	64
	DP_80D	DP_TX	DP_TBTPB_ML_P<3..1:2>	
	DP_80D	DP_TX	DP_TBTPB_ML_N<3..1:2>	
	DP_80D	DP_TX	DP_B_LSX_ML_P<1>	
	DP_80D	DP_TX	DP_B_LSX_ML_N<1>	
	TBTDP_80D	TBTDP_RX	TBT_B_D2R_C_P<1..0>	
	TBTDP_80D	TBTDP_RX	TBT_B_D2R_C_N<1..0>	
TBT_B_D2R	TBTDP_80D	TBTDP_RX	TBT_B_D2R_P<1..0>	64
TBT_B_D2R	TBTDP_80D	TBTDP_RX	TBT_B_D2R_N<1..0>	64
TBT_B_AUXCH	DP_80D	DP_AUX	NC_DP_TBTPB_AUXCH_CP	25 64
TBT_B_AUXCH	DP_80D	DP_AUX	NC_DP_TBTPB_AUXCH_CN	25 64
	DP_80D	DP_AUX	DP_TBTPB_AUXCH_P	
	DP_80D	DP_AUX	DP_TBTPB_AUXCH_N	
	DP_80D	DP_AUX	DP_B_AUXCH_DDC_P	
	DP_80D	DP_AUX	DP_B_AUXCH_DDC_N	
	TBTDP_80D	TBTDP_RX	TBT_B_D2R1_AUXDDC_P	
	TBTDP_80D	TBTDP_RX	TBT_B_D2R1_AUXDDC_N	

Only used on dual-port hosts.

Thunderbolt IC Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE PHYSICAL	NET_TYPE SPACING		
	DP_80D	DP_TX	DP_TBTSRC_ML_C_P<3..0>	
	DP_80D	DP_TX	DP_TBTSRC_ML_C_N<3..0>	
	DP_80D	DP_AUX	DP_TBTSRC_AUXCH_C_P	
	DP_80D	DP_AUX	DP_TBTSRC_AUXCH_C_N	
TBT_SPI_CLK	TBT_SPI_45S	TBT_SPI	TBT_SPI_CLK	25
TBT_SPI_MOSI	TBT_SPI_45S	TBT_SPI	TBT_SPI_MOSI	25
TBT_SPI_MISO	TBT_SPI_45S	TBT_SPI	TBT_SPI_MISO	25
TBT_SPI_CS_L	TBT_SPI_45S	TBT_SPI	TBT_SPI_CS_L	25

Only used on hosts supporting Thunderbolt video-in

SYNC_MASTER=CONSTRAINTS SYNC_DATE=09/25/2012

PAGE TITLE: Thunderbolt Constraints

Apple Inc.

DRAWING NUMBER: <SCH_NUM> SIZE: D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 115 OF 121
SHEET: 71 OF 76

MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MIPI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MIPI_2OTHER	*	=4X_DIELECTRIC	?
MIPI_2CLK	*	=6X_DIELECTRIC	?
MIPICLK_2OTHER	*	=7X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MIPI_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
MIPI_2CLK	TOP,BOTTOM	=8X_DIELECTRIC	?
MIPICLK_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_2OTHER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPICLK_2OTHER

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
S2_MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
S2_DATA2SELF	*	=2x_DIELECTRIC	?
S2_DQS2OWNDATA	*	=2x_DIELECTRIC	?
S2_CMD2CMD	*	=2x_DIELECTRIC	?
S2_CMD2CTRL	*	=2x_DIELECTRIC	?
S2_CTRL2CTRL	*	=2x_DIELECTRIC	?
S2_2OTHERMEM	*	=4x_DIELECTRIC	?
S2MEM_2PWR	*	=2x_DIELECTRIC	?
S2MEM_2GND	*	=2x_DIELECTRIC	?
S2MEM_2OTHER	*	=6x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
S2_DATA2SELF	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_DQS2OWNDATA	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CMD	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CTRL2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_2OTHERMEM	TOP,BOTTOM	=6x_DIELECTRIC	?
S2MEM_2PWR	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2GND	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_2OTHER
S2_MEM_DQS*	*	*	S2MEM_2OTHER
S2_MEM_CMD	*	*	S2MEM_2OTHER
S2_MEM_CTRL	*	*	S2MEM_2OTHER
S2_MEM_CLK	*	*	S2MEM_2OTHER
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL
S2_MEM_*	S2_MEM_*	*	S2_2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DQS1	S2_MEM_DATA1	*	S2_DQS2OWNDATA
S2_MEM_DQS0	S2_MEM_DATA0	*	S2_DQS2OWNDATA

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

Camera Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE: PHYSICAL	NET_TYPE: SPACING		
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_P	31 32
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_N	31 32
S2_MEM_CNTL	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CKE	31 32
S2_MEM_CNTL	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CS_L	31 32
	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_ODT	32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CAS_L	31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_RAS_L	31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_WE_L	31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<0>	31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<1>	31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<2>	31 32
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DQS_P<0>	31 32
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DQS_N<0>	31 32
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DQS_P<1>	31 32
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DQS_N<1>	31 32
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DM<0>	31 32
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DM<1>	31 32
S2_MEM_A	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_A<14..0>	31 32
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DQ<7..0>	31 32
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DQ<15..8>	31 32
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_P	31 32
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_N	31 32
	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_P	32 64
	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_N	32 64
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_P	31 32
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_N	31 32
	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_P	32 64
	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_N	32 64
		S2_MEM_PWR	PP1V35_CAM	31 32
		S2_MEM_PWR	PP0V675_CAM_VREF	31 32
		S2_MEM_PWR	PP0V675_MEM_CAM_VREFCA	32
		S2_MEM_PWR	PP0V675_MEM_CAM_VREFDQ	32

SYNC_MASTER=J41_MLB SYNC_DATE=01/30/2013

PAGE TITLE: Camera Constraints

Apple Inc.

DRAWING NUMBER: <SCH_NUM> SIZE: D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 116 OF 121

SHEET: 72 OF 76

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1TO1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM
2TO1_DIFFPAIR	*	=STANDARD	0.2 MM	0.1 MM	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

NET_TYPE				
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING		
SMBUS_SMC_0_S0_SCL	SMB_455_R_50S	SMB	SMBUS_SMC_0_S0_SCL	37 40 60
SMBUS_SMC_0_S0_SDA	SMB_455_R_50S	SMB	SMBUS_SMC_0_S0_SDA	37 40 60
SMBUS_SMC_1_S0_SCL	SMB_455_R_50S	SMB	SMBUS_SMC_1_S0_SCL	14 32 37 40 43 44 64 69
SMBUS_SMC_1_S0_SDA	SMB_455_R_50S	SMB	SMBUS_SMC_1_S0_SDA	14 32 37 40 43 44 64 69
SMBUS_SMC_2_S3_SCL	SMB_455_R_50S	SMB	SMBUS_SMC_2_S3_SCL	37 40 61 65
SMBUS_SMC_2_S3_SDA	SMB_455_R_50S	SMB	SMBUS_SMC_2_S3_SDA	37 40 61 65
SMBUS_SMC_3_SCL	SMB_455_R_50S	SMB	SMBUS_SMC_3_SCL	36 37 40 44 64
SMBUS_SMC_3_SDA	SMB_455_R_50S	SMB	SMBUS_SMC_3_SDA	36 37 40 44 64
SMBUS_SMC_5_G3_SCL	SMB_455_R_50S	SMB	SMBUS_SMC_5_G3_SCL	37 40 48 50 64
SMBUS_SMC_5_G3_SDA	SMB_455_R_50S	SMB	SMBUS_SMC_5_G3_SDA	37 40 48 50 64

SMBus Charger Net Properties

NET_TYPE				
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING		
SENSE_DIFFPAIR			CHGR_CSI_P	50
SENSE_DIFFPAIR	2TO1_DIFFPAIR		CHGR_CSI_N	50
	2TO1_DIFFPAIR		CHGR_CSI_R_P	50
	2TO1_DIFFPAIR		CHGR_CSI_R_N	50
SENSE_DIFFPAIR	2TO1_DIFFPAIR		CHGR_CSO_P	50
SENSE_DIFFPAIR	2TO1_DIFFPAIR		CHGR_CSO_N	50
	2TO1_DIFFPAIR		CHGR_CSO_R_P	43 50
	2TO1_DIFFPAIR		CHGR_CSO_R_N	43 50

SYNC_MASTER=CONSTRAINTS SYNC_DATE=09/25/2012

PAGE TITLE

SMC Constraints

Apple Inc.

DRAWING NUMBER <SCH_NUM> SIZE D

REVISION <E4LABEL>

BRANCH <BRANCH>

PAGE 117 OF 121

SHEET 73 OF 76

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1TO1_45S	*	=1TO1_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1TO1_DIFFPAIR	=1TO1_DIFFPAIR
SENSE_1TO1_P2MM	*	=1TO1_DIFFPAIR	0.200 MM	0.100 MM	=1TO1_DIFFPAIR	=1TO1_DIFFPAIR	=1TO1_DIFFPAIR
THERM_1TO1_45S	*	=1TO1_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1TO1_DIFFPAIR	=1TO1_DIFFPAIR
SPKR_DIFFPAIR	*	=1TO1_DIFFPAIR	0.300 MM	0.100 MM	=1TO1_DIFFPAIR	=1TO1_DIFFPAIR	=1TO1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	10000
PWR_P2MM	*	0.20 MM	10000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	CLK_PCIE	*	GND_P2MM
GND	PCIE*	*	GND_P2MM
GND	SATA*	*	GND_P2MM
GND	USB*	*	GND_P2MM
GND	LVDS*	*	GND_P2MM
SB_POWER	CLK_PCIE	*	PWR_P2MM
SB_POWER	SATA*	*	PWR_P2MM
SB_POWER	SATA*	*	PWR_P2MM

J11/J13 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE PHYSICAL	NET_TYPE SPACING		
SENSE_DIFFPAIR	THERM_1TO1_45S	THERM	INLET_THMSNS_D1_P	44
SENSE_DIFFPAIR	THERM_1TO1_45S	THERM	INLET_THMSNS_D1_N	44
SENSE_DIFFPAIR	THERM_1TO1_45S	THERM	TBTTHMSNS_D2_R_P	44
SENSE_DIFFPAIR	THERM_1TO1_45S	THERM	TBTTHMSNS_D2_R_N	44
SENSE_DIFFPAIR	THERM_1TO1_45S	THERM	TBTTHMSNS_D2_P	
SENSE_DIFFPAIR	THERM_1TO1_45S	THERM	TBTTHMSNS_D2_N	
SENSE_DIFFPAIR	THERM_1TO1_45S	THERM	TBT_MLBBOT_THMSNS_P	44
SENSE_DIFFPAIR	THERM_1TO1_45S	THERM	TBT_MLBBOT_THMSNS_N	44
SENSE_DIFFPAIR	THERM_1TO1_45S	THERM	MLBBOT_THMSNS_D3_P	
SENSE_DIFFPAIR	THERM_1TO1_45S	THERM	MLBBOT_THMSNS_D3_N	
SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	TBDTHMSNS_D2_P	44
SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	TBDTHMSNS_D2_N	44
SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	CPUTHMSNS_D2_P	44
SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	CPUTHMSNS_D2_N	44
SENSE_DIFFPAIR	SENSE_1TO1_P2MM	SENSE	CPUVCCIOS0_CS_N	
SENSE_DIFFPAIR	SENSE_1TO1_P2MM	SENSE	CPUVCCIOS0_CS_P	
SENSE_DIFFPAIR	SENSE_1TO1_P2MM	SENSE	CPUVR_ISNS1_P	42 52
SENSE_DIFFPAIR	SENSE_1TO1_P2MM	SENSE	CPUVR_ISNS1_N	42 52
SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	CPUVR_ISNS2_P	42 52
SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	CPUVR_ISNS2_N	42 52
	SENSE_1TO1_P2MM	SENSE	CPUVR_ISNS1_P_R	42 43
	SENSE_1TO1_P2MM	SENSE	CPUVR_ISNS1_N_R	42 43
	SENSE_1TO1_45S	SENSE	CPUVR_ISUM_R_P	42
	SENSE_1TO1_45S	SENSE	CPUVR_ISUM_R_N	42
SENSE_DIFFPAIR	SENSE_1TO1_P2MM	SENSE	ISNS_CPUDDR_P	42
SENSE_DIFFPAIR	SENSE_1TO1_P2MM	SENSE	ISNS_CPUDDR_N	42
SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	ISNS_P3V3S5_N	42
SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	ISNS_P3V3S5_P	42
SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	ISNS_3V3_S0_P	
SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	ISNS_3V3_S0_N	
SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	ISNS_CAMERA_P	41
SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	ISNS_CAMERA_N	41
SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	ISNS_P3V3_S0_N	41
SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	ISNS_P3V3_S0_P	41
SENSE_DIFFPAIR	SENSE_1TO1_P2MM	SENSE	ISNS_1V05_S0_P	42 55
SENSE_DIFFPAIR	SENSE_1TO1_P2MM	SENSE	ISNS_1V05_S0_N	42 55
SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	ISNS_BMON_GAIN_P	
SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	ISNS_BMON_GAIN_N	
SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	ISNS_HS_COMPUTING_N	41 43
SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	ISNS_HS_COMPUTING_P	41 43
SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	ISNS_HS_OTHER_N	41
SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	ISNS_HS_OTHER_P	41
SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	ISNS_1V2_S3_N	41 53
SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	ISNS_1V2_S3_P	41 53
SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	ISNS_AIRPORT_N	41
SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	ISNS_AIRPORT_P	41
SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	ISNS_SSD_N	41
SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	ISNS_SSD_P	41
SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	ISNS_LCDBKLT_N	41
SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	ISNS_LCDBKLT_P	41
SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	ISNS_PANEL_N	43
SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	ISNS_PANEL_P	43
SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	ISNS_HS_GAIN_N	43 44
SENSE_DIFFPAIR	SENSE_1TO1_45S	SENSE	ISNS_HS_GAIN_P	43 44
AUD_DIFF	1TO1_DIFFPAIR	AUDIO	SPKRAMP_INR_P	47 61 65
AUD_DIFF	1TO1_DIFFPAIR	AUDIO	SPKRAMP_INR_N	47 61 65
	1TO1_DIFFPAIR	AUDIO	MAX98300_R_P	47
	1TO1_DIFFPAIR	AUDIO	MAX98300_R_N	47
SPKR_OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP_ROUT_P	47 64
SPKR_OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP_ROUT_N	47 64
		SB_POWER	PP3V3_S5	8 11 13 15 16 17 18 28 29 34 42 62 64 65
		SB_POWER	PP3V3_S0	8 11 12 13 15 17 18 26 30 36 38 39 40 41 42 43 44 45 56 59 61
	GND		GND	

SYNC_MASTER=J41_MLB SYNC_DATE=12/07/2012

PAGE TITLE: Project Specific Constraints

Apple Inc.

DRAWING NUMBER: <SCH_NUM> SIZE: D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 118 OF 121

SHEET: 74 OF 76

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SD_45SE	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE		

SD Card Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE	
SDDATA	SD_45SE		SDCONN_DATA<0..3>	33 34
SDCLK	SD_45SE		SDCONN_CLK	33 34
	SD_45SE		SDCONN_WP	33 34
	SD_45SE		SDCONN_CMD	33 34
	SD_45SE		SDCONN_DETECT_L	33 34
	SD_45SE	SPI	SD_SPI_CLK	34
	SD_45SE	SPI	SD_SPI_CS_L	34
	SD_45SE	SPI	SD_SPI_MOSI	34
	SD_45SE	SPI	SD_SPI_MISO	34
	CLK_25M_45S		SDSCLK_CLK_25M_X1	
	CLK_25M_45S		SDCLK_CLK25M_X2_R	34 69

SYNC_MASTER=CONSTRAINTS SYNC_DATE=09/25/2012

PAGE TITLE: Project Specific Constraints

Apple Inc.

DRAWING NUMBER: <SCH_NUM> SIZE: D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 119 OF 121

SHEET: 75 OF 76

Change List:

<RDAR://COMPONENT/508934> J43 HW EE SCHEMATIC | PROTO 0
<RDAR://COMPONENT/508937> J43 HW EE SCHEMATIC | PROTO 1
<RDAR://COMPONENT/508941> J43 HW EE SCHEMATIC | EVT
<RDAR://COMPONENT/508945> J43 HW EE SCHEMATIC | DVT

Kismet:

afp://kismet.apple.com/Kismet-Projects/J41-J43

Useful Wiki Links:

Schematic Conventions - https://hmts.ecs.apple.com/wiki/index.php/User:Wferry/SchConventions
Schematic Design Wiki - https://hmts.ecs.apple.com/wiki/index.php/Schematic_Design

MobileMac HW Radar:

<rdar://component/497591> MobileMac HW | Task
<rdar://component/497587> MobileMac HW | Schematic
<rdar://component/497585> MobileMac HW | New Bugs
<rdar://component/497588> MobileMac HW | Layout
<rdar://component/497590> MobileMac HW | Investigation
<rdar://component/497589> MobileMac HW | Architecture

Other Info:

Page Allocations - <rdar://problem/11791318> 2012 Schematic Page Allocations

SYNC_MASTER=J41_MLB SYNC_DATE=07/03/2012

PAGE TITLE: Reference

Apple Inc.

DRAWING NUMBER: <SCH_NUM> SIZE: D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 121 OF 121
SHEET: 76 OF 76